- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382579 > TCM129C17ADW (Texas Instruments, Inc.) COMBINED SINGLE-CHIP PCM CODEC AND FILTER PDF資料下載
參數(shù)資料
| 型號： | TCM129C17ADW |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | Codec |
| 英文描述： | COMBINED SINGLE-CHIP PCM CODEC AND FILTER |
| 中文描述： | 聯(lián)合單芯片的PCM編解碼器和過濾器 |
| 文件頁數(shù)： | 10/25頁 |
| 文件大小： | 392K |
| 代理商： | TCM129C17ADW |
TCM29C13A, TCM29C14A, TCM29C16A, TCM29C17A,
TCM129C13A, TC,129C14A, TCM129C16A, TCM129C17A
COMBINED SINGLE-CHIP PCMCODEC AND FILTER
SCTS030E – AUGUST 1989 – REVISED OCTOBER 1996
10
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
receive filter transfer over recommended ranges of supply voltage and operating free-air
temperature (see Figure 2)
PARAMETER
TEST CONDITIONS
MIN
MAX
0.15
UNIT
Below 200 Hz
200 Hz
–0.5
0.15
300 Hz to 3 kHz
–0.15
0.15
Gain relative to gain at 1.02 kHz
Input signal at PCM IN is 0 dBm0
3.3 kHz
–0.35
0.15
dB
3.4 kHz
–1
–0.1
4 kHz
4.6 kHz
–14
–30
timing requirements
clock timing requirements over recommended ranges of supply voltage and operating free-air temperature
(see Figure 3 and 4)
MIN
NOM
MAX
UNIT
tc(CLK)
tr, tf
tw(CLK)
tw(DCLK)
Clock period for CLKX, CLKR (2.048-MHz systems)
488
ns
Rise and fall times for CLKX and CLKR
5
30
ns
Pulse duration for CLKX and CLKR (see Note 7)
220
ns
Pulse duration, DCLK (fDCLK = 64 Hz to 2.048 MHz) (see Note 7)
Clock duty cycle, [tw(CLK)/tc(CLK)] for CLKX and CLKR
NOTE 7: FSX CLK must be phase locked with CLKX. FSR CLK must be phase locked with CLKR.
220
ns
45%
50%
55%
transmit timing requirements over recommended ranges of supply voltage and operating free-air
temperature, fixed-data-rate mode (see Figure 3)
MIN
MAX
UNIT
td(FSX)
tsu(SIGX)
th(SIGX)
Frame-sync delay time
100
tc(CLK) –100
ns
Setup time before bit 7 falling edge of CLKX (TMC29C14A and TCM129C14A only)
0
ns
Hold time after bit 8 falling edge of CLKX (TCM29C14A and TCM129C14A only)
0
ns
receive timing requirements over recommended ranges of supply voltages and operating free-air
temperature, fixed-data-rate mode (see Figure 4)
MIN
MAX
UNIT
td(FSR)
tsu(PCM IN)
th(PCM IN)
Frame-sync delay time
100
tc(CLK)–100
ns
Receive data setup time
50
ns
Receive data hold time
60
ns
transmit timing requirements over recommended ranges of supply voltage and operating free-air
temperature, variable-data-rate mode (see Figure 5)
MIN
MAX
UNIT
td(TSDX)
td(FSX)
tc(DCLKX)
NOTE 8: tFSLX minimum requirement overrides the td(TSDX) maximum requirement for 64-kHz operation.
Time-slot delay time from DCLKX (see Note 8)
140
td(DCLKX)–140
tc(CLK)–100
15620
ns
Frame sync delay time
100
ns
Clock period for DCLKX
488
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TCM129C17AN | COMBINED SINGLE-CHIP PCM CODEC AND FILTER |
| TCM129C14A | Combined Single-Chip PCM Codec And Filter(單片PCM編碼譯碼器和濾波器) |
| TCM129C16A | Combined Single-Chip PCM Codec And Filter(單片PCM編碼譯碼器和濾波器) |
| TCM129C16AN | COMBINED SINGLE-CHIP PCM CODEC AND FILTER |
| TCM3105DJE | FSK MODEM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TCM129C17AN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:COMBINED SINGLE-CHIP PCM CODEC AND FILTER |
| TCM129C17DW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:COMBINED SINGLE-CHIP PCM CODEC AND FILTER |
| TCM129C17N | 制造商:TI 制造商全稱:Texas Instruments 功能描述:COMBINED SINGLE-CHIP PCM CODEC AND FILTER |
| TCM129C18 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:ANALOG INTERFACE FOR DSP |
| TCM129C18DW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:ANALOG INTERFACE FOR DSP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。