- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10393 > TC850CPL (Microchip Technology)IC ADC 15BIT FAST 40DIP PDF資料下載
參數(shù)資料
| 型號： | TC850CPL |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 6/26頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 15BIT FAST 40DIP |
| 標(biāo)準(zhǔn)包裝： | 10 |
| 位數(shù)： | 15 |
| 采樣率（每秒）： | 40 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 雙 ± |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 40-DIP（0.600"，15.24mm） |
| 供應(yīng)商設(shè)備封裝： | 40-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
TC850
DS21479C-page 14
2006 Microchip Technology Inc.
6.3
Pin Description (Digital)
6.3.1
CHIP SELECT AND CHIP ENABLE
(CS AND CE)
The CS and CE inputs permit easy interfacing to a vari-
ety of digital bus systems. CE is active LOW while CS
is active HIGH. These inputs are logically ANDed
internally and are used to enable the RD and WR
inputs.
6.3.2
WRITE ENABLE INPUT (WR)
The write input is used to initiate a conversion when the
TC850 is in Demand mode. CS and CE must be active
for the WR input to be recognized. The status of the
data bus is meaningless during the WR pulse, because
no data is actually written into the TC850.
6.3.3
READ ENABLE INPUT (RD)
The read input, combined with CS and CE, enable the
3-state data bus outputs. Also, in Continuous mode, the
rising edge of the RD input activates an internal byte
counter to sequentially read the three data bytes.
6.3.4
LOW/HIGH BYTE SELECT (L/H)
The L/H input determines whether the low (Least
Significant) Byte or high (Most Significant) Byte of data
is placed on the 3-state data bus. This input is mean-
ingful only when the TC850 is in the Demand mode. In
the Continuous mode, data must be read in three
predetermined bytes, so the L/H input is ignored.
6.3.5
OVERRANGE/POLARITY BIT
SELECT (OVR/POL)
The TC850 provides 15 bits of resolution, plus polarity
and overrange bits. Thus, 17 bits of information must be
transferred on an 8-bit data bus. To accomplish this, the
overrange and polarity bits are multiplexed onto data bit
DB7 of the Most Significant Byte. When OVR/POL is
HIGH, DB7 of the high byte contains the overrange sta-
tus (HIGH = analog input overrange, LOW = input within
full scale). When OVR/POL is LOW, DB7 is HIGH for
positive analog input polarity and LOW for negative
polarity. The OVR/POL input is meaningful only when
CS, CE and RD are active, and L/H is LOW (i.e., the
Most Significant Byte is selected). OVR/POL is ignored
when the TC850 is in Continuous mode.
6.3.6
CONTINUOUS/DEMAND MODE
INPUT (CONT/DEMAND)
This input controls the TC850 Operating mode. When
CONT/DEMAND is HIGH, the TC850 performs conver-
sions continuously. In Continuous mode, data must be
read in the prescribed sequence shown in Table 6-1.
Also, all three data bytes must be read within 443-1/2
internal clock cycles after the BUSY output goes low.
After 443-1/2 clock cycles data will be lost.
When CONT/DEMAND is LOW, the TC850 begins a
conversion each time CS and CE are active and WR is
being pulsed LOW. The conversion is complete and
data can be read after the falling edge of the BUSY out-
put. In Demand mode, data can be read in any
sequence and remains valid until WR is again pulsed
LOW.
6.3.7
BUSY OUTPUT (BUSY)
The BUSY output is used to convey an end-of-conver-
sion to external logic. BUSY goes HIGH at the begin-
ning of the de-integrate phase and goes LOW at the
end of the conversion cycle. Data is valid on the falling
edge of BUSY. The output-high period is fixed at 836
clock periods, regardless of the analog input value.
BUSY is active during Continuous and Demand mode
operation.
This output can also be used to generate an end-of-
conversion
interrupt
in
μP-based
systems.
Noninterrupt-driven
systems
can
poll
BUSY
to
determine when data is valid.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS3106F18-9S | CONN PLUG 7POS STRAIGHT W/SCKT |
| A3FS | CONN PLUG CORD FMAL 3PIN NICKEL |
| VI-JTK-MY-B1 | CONVERTER MOD DC/DC 40V 50W |
| VI-JTJ-MY-B1 | CONVERTER MOD DC/DC 36V 50W |
| VI-B32-MX-F2 | CONVERTER MOD DC/DC 15V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TC850IJL | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit Hi Speed A/D RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TC850ILW | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit Hi Speed A/D RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TC850ILW713 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit Hi Speed A/D RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TC8521AM | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:REAL TIME CLOCK ケ |
| TC8521AP | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:REAL TIME CLOCK ケ |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。