
SCLK Routing Switches
2-6
If TAS3103
–
U1 is the source of MCLK and this clock is being supplied to the
I
2
S input port, S8 must be set to L. The architecture of the TAS3103 allows it
to be the source of MCLK and yet be slaved to external SCLK and LRCLK
clocks. This means that TAS3103
–
U1 can supply MCLK to an external device
connected to the I
2
S input port and operate as a slave using SCLK and LRCLK.
MCLKO of TAS3103
–
U1 is also used to source MCLKI for TAS3103
–
U2.
MCLKO of TAS3103
–
U2 supplies MCLK to the I
2
S output header and to a
divide-by-2 flip-flop whose output provides MCLK to the SPDIF Tx (all devices
except the SPDIF Tx use a 256 Fs MCLK; the SPDIF Tx uses a 128 Fs MCLK).
For TAS3103
–
U2, MCLKO must remain in its power-on default state of
MCLKO = MCLKI.
On the EVM, the TAS3103
’
s MCLKO output serves as a buffer for the
distribution of MCLK. These additional sources of MCLK allow optimal MCLK
distribution topologies to be achieved and clock trace noise management
goals to be realized.
The I
2
S input port can serve as either a master port, a slave port, or a mixed
port whereby MCLK is provided to an external device, but SCLK and LRCLK
are provided by the external device. The I
2
S output port, on the other hand,
is strictly a slave port that outputs MCLK, SCLK, and LRCLK, along with data,
to external devices.
Caution
TAS3103
–
U1 can serve as either a master or slave device. TAS3103
–
U2 must always be a slave device.
2.3
SCLK Routing Switches
Figure 2
–
4 illustrates the SCLK options provided by the EVM. As is the case
for MCLK, there are three choices for sourcing SCLK
—
SPDIF Rx, I
2
S input
header, and TAS3103
–
U1. Again, if the SPDIF Rx is used to source SCLK, it
must also source MCLK and LRCLK.
S3 selects between the SPDIF Rx SCLK (S3 = H) and an I
2
S input port SCLK
(S3 = L). The output of the S3 selection is directly routed to pin SCLKIN of
TAS3103
–
U1. If the I
2
S input port is used to source SCLK, S9 must be set to
H to place in a 3-state condition the driver used to supply SCLK to an input
device connected to the I
2
S input port.
There are two SCLK output pins on each TAS3103. SLCKOUT1 is used to
clock serial data into the TAS3103 and SCLKOUT2 is used to clock data out
of the TAS3103. Two separate clocks are necessary since the input and output
data bit rates can be different. An application using a discrete in/TDM out
topology results in a higher frequency output clock than the input clock
(SCLKOUT2 > SCLKOUT1). An application using a TDM in/discrete out
topology results in a higher frequency input clock than the output clock
(SCLKOUT2 < SCLKOUT1). If the TAS3103 is in the slave mode (the
power-on default state), SCLKOUT1 and SCLKOUT2 are derived from
SCLKIN. If SCLKOUT 1
≠
SCLKOUT2, SCLKIN must be equal to the higher
of the two clocks. If the TAS3103 is in the master mode, both SCLKOUT1 and
SCLKOUT2 are derived from (MCLKI OR XTALI).