參數(shù)資料
型號: T89C51AC2-SLSIM
廠商: Atmel
文件頁數(shù): 28/121頁
文件大?。?/td> 0K
描述: IC 8051 MCU FLASH 32K 44PLCC
標(biāo)準(zhǔn)包裝: 27
系列: 89C
核心處理器: 8051
芯體尺寸: 8-位
速度: 40MHz
連通性: UART/USART
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 34
程序存儲器容量: 32KB(32K x 8)
程序存儲器類型: 閃存
EEPROM 大?。?/td> 2K x 8
RAM 容量: 1.25K x 8
電壓 - 電源 (Vcc/Vdd): 3 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x10b
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 44-LCC(J 形引線)
包裝: 管件
14
A/T89C51AC2
4127H–8051–02/08
Clock
The A/T89C51AC2 core needs only 6 clock periods per machine cycle. This feature,
called ”X2”, provides the following advantages:
Divides frequency crystals by 2 (cheaper crystals) while keeping the same CPU
power.
Saves power consumption while keeping the same CPU power (oscillator power
saving).
Saves power consumption by dividing dynamic operating frequency by 2 in
operating and idle modes.
Increases CPU power by 2 while keeping the same crystal frequency.
In order to keep the original C51 compatibility, a divider-by-2 is inserted between the
XTAL1 signal and the main clock input of the core (phase generator). This divider may
be disabled by the software.
An extra feature is available to start after Reset in the X2 mode. This feature can be
enabled by a bit X2B in the Hardware Security Byte. This bit is described in the section
"In-System-Programming".
Description
The X2 bit in the CKCON register (see Table 12) allows switching from 12 clock cycles
per instruction to 6 clock cycles and vice versa. At reset, the standard speed is activated
(STD mode).
Setting this bit activates the X2 feature (X2 mode) for the CPU Clock only (see Figure
The Timers 0, 1 and 2, Uart, PCA, or Watchdog switch in X2 mode only if the corre-
sponding bit is cleared in the CKCON register.
The clock for the whole circuit and peripheral is first divided by two before being used by
the CPU core and peripherals. This allows any cyclic ratio to be accepted on the XTAL1
input. In X2 mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic
ratio between 40 to 60%. Figure 5. shows the clock generation block diagram. The X2
bit is validated on the XTAL1÷2 rising edge to avoid glitches when switching from the X2
to the STD mode. Figure 6 shows the mode switching waveforms.
相關(guān)PDF資料
PDF描述
T89C51CC01UA-7CTIM IC 8051 MCU FLASH 32K 64BGA
T89C51CC02UA-TDSIM IC 8051 MCU FLASH 16K 24-SOIC
TC520ACOE713 IC SERIAL INTERFACE ADT 16SOIC
TC530COI713 IC DATA ACQ SUBSYSTEM 28SOIC
TDA3653B/N2,112 IC VERT DEFLECT 9-SIL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T89C51AC2-SLSI-M 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit MCU with 32K bytes Flash, 10 bits A/D and EEPROM
T89C51AC2-SLTC-M 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit MCU with 32K bytes Flash, 10 bits A/D and EEPROM
T89C51AC2-SLTE-M 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit MCU with 32K bytes Flash, 10 bits A/D and EEPROM
T89C51AC2-SLTI-M 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit MCU with 32K bytes Flash, 10 bits A/D and EEPROM
T89C51CC01 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Enhanced 8-bit Microcontroller with CAN Controller and Flash Memory