參數(shù)資料
型號: T89C5115-TISIM
廠商: Atmel
文件頁數(shù): 4/113頁
文件大?。?/td> 0K
描述: IC 8051 MCU FLASH 16K 28SOIC
標準包裝: 27
系列: 89C
核心處理器: 8051
芯體尺寸: 8-位
速度: 40MHz
連通性: UART/USART
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 20
程序存儲器容量: 16KB(16K x 8)
程序存儲器類型: 閃存
EEPROM 大?。?/td> 2K x 8
RAM 容量: 512 x 8
電壓 - 電源 (Vcc/Vdd): 3 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 28-SOIC(0.295",7.50mm 寬)
包裝: 管件
2007-2011 Microchip Technology Inc.
DS70265E-page 101
dsPIC33FJ12MC201/202
7.4
Interrupt Setup Procedures
7.4.1
INITIALIZATION
To configure an interrupt source at initialization:
1.
Set the NSTDIS bit (INTCON1<15>) if nested
interrupts are not desired.
2.
Select the user-assigned priority level for the
interrupt source by writing the control bits into
the appropriate IPCx register. The priority level
will depend on the specific application and type
of interrupt source. If multiple priority levels are
not desired, the IPCx register control bits for all
enabled interrupt sources can be programmed
to the same non-zero value.
3.
Clear the interrupt flag status bit associated with
the peripheral in the associated IFSx register.
4.
Enable the interrupt source by setting the inter-
rupt enable control bit associated with the
source in the appropriate IECx register.
7.4.2
INTERRUPT SERVICE ROUTINE
(ISR)
The method used to declare an Interrupt Service
Routine (ISR) and initialize the IVT with the correct
vector address depends on the programming language
(C or assembler) and the language development tool
suite used to develop the application.
In general, the user application must clear the interrupt
flag in the appropriate IFSx register for the source of
interrupt that the ISR handles. Otherwise, program will
re-enter the ISR immediately after exiting the routine. If
the ISR is coded in assembly language, it must be
terminated using a RETFIE instruction to unstack the
saved PC value, SRL value and old CPU priority level.
7.4.3
TRAP SERVICE ROUTINE (TSR)
A Trap Service Routine (TSR) is coded like an ISR,
except that the appropriate trap status flag in the
INTCON1 register must be cleared to avoid re-entry
into the TSR.
7.4.4
INTERRUPT DISABLE
All user interrupts can be disabled using this
procedure:
1.
Push the current SR value onto the software
stack using the PUSH instruction.
2.
Force the CPU to priority level 7 by inclusive
ORing the value OEh with SRL.
To enable user interrupts, the POP instruction can be
used to restore the previous SR value.
The DISI instruction provides a convenient way to
disable interrupts of priority levels 1-6 for a fixed period
of time. Level 7 interrupt sources are not disabled by
the DISI instruction.
Note:
At a device Reset, the IPCx registers
are initialized such that all user inter-
rupt sources are assigned to priority
level 4.
Note:
Only user interrupts with a priority level of
7 or lower can be disabled. Trap sources
(level 8-level 15) cannot be disabled.
相關(guān)PDF資料
PDF描述
PIC18F27J13-I/SP IC PIC MCU 128KB FLASH 28SPDIP
T89C5115-TDSIM IC 8051 MCU FLASH 16K 24SOIC
52893-2090 CONN FFC 20POS .50MM R/A ZIF SMD
T89C5115-SISIM IC 8051 MCU FLASH 16K 28PLCC
52893-1990 CONN FFC 19POS .50MM R/A ZIF SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T89C5115-TISUM 功能描述:IC 8051 MCU FLASH 16K 28SOIC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:89C 標準包裝:1,500 系列:AVR® ATtiny 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C,LIN,SPI,UART/USART,USI 外圍設(shè)備:欠壓檢測/復(fù)位,POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):16 程序存儲器容量:8KB(4K x 16) 程序存儲器類型:閃存 EEPROM 大小:512 x 8 RAM 容量:512 x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 11x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:帶卷 (TR)
T89C5121 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with MULTI-PROTOCOL SMART CARD INTERFACE
T89C5121-ICRIL 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with MULTI-PROTOCOL SMART CARD INTERFACE
T89C5121-ICSIL 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with Multi protocol SMART Card Interface
T89C5121-ICSUL 制造商:Atmel Corporation 功能描述: