- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371180 > T8531 T8502 and T8503 Dual PCM Codecs with Filters PDF資料下載
參數(shù)資料
| 型號： | T8531 |
| 元件分類： | Codec |
| 英文描述： | T8502 and T8503 Dual PCM Codecs with Filters |
| 中文描述： | T8502和T8503雙的PCM編解碼器與濾波器 |
| 文件頁數(shù)： | 19/48頁 |
| 文件大?。?/td> | 999K |
| 代理商： | T8531 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Lucent Technologies Inc.
19
Preliminary Data Sheet
November 2000
Codec Chip Set
T8531/T8532 Multichannel Programmable
Chip Set Functional Description
(continued)
DSP Engine Timing
(continued)
Microprocessor Start-Up of the DSP Engine
Once the interrupt system is enabled, the DSP engine
looks for a read or write interrupt from the microproces-
sor interface once every time segment, i.e., 16 times a
frame.
If the ac coefficients for every channel are to be inde-
pendently controlled, the microprocessor can write
directly to the addresses of the 16 ac coefficient tables.
This requires a total of 16 microprocessor commands
to set up each channel, i.e., 16 frames to set up all
16 channels. Prior to activating any time slots, the
microprocessor has the option of bulk downloading the
coefficients to set up the ac coefficient tables.
When a channel needs to be set up and linked to its
time slot, the microprocessor must send the TCW for
that time slot with the modify coefficient (MC) bit (see
Table 5A). The MC bit causes the inactive routine for
that time slot to set pointers from that time-slot space to
the channel space in RAM. The MC bit also causes the
inactive routine to check the default coefficient bits of
the TCW. If set, the appropriate default table coeffi-
cients are copied over to the RAM space for the chan-
nel. This mechanism allows the microprocessor to
download a set of coefficients that can be used by mul-
tiple channels.
A mix-and-match approach can be used, i.e., some
channels are set up with independent sets of coeffi-
cients, while other channels get a default setting.
During start-up, the microprocessor must also down-
load the 16 TSA commands used by the TSA block to
map physical channels to time slots. This is required to
initialize the TSA RAM to known values. When all 16
locations have been set up, the microprocessor must
send BCW2 (0x1FFC). This flags the TSA control to
start normal operation.
Powering Up a Time Slot in the T8531
Depending on the application, the microprocessor may
choose to set up the ac coefficients for a channel just
prior to enabling it for use. This requires 16 micropro-
cessor commands if the coefficients must be set up
from scratch, or no commands if an appropriate default
set has already been set up. In either case, the micro-
processor must ensure that all the TX and RX parts of
a channel are set up prior to enabling the time slot.
If dynamic time-slot assignment is used, the micropro-
cessor must next download a TSA command, which
the TSA block uses to map the time slot to the required
channel number.
The microprocessor must enable the time slot by set-
ting the go to powerup bit of the TCW. This causes the
DSP engine to change the TX and RX ac routine
addresses to active.
A maximum of 17 commands or a minimum of one
command is therefore needed to power up a channel.
Disabling a Time Slot in the T8531
To disable a time slot, the microprocessor must send a
command that sets the address of either the TX or RX
ac routine to TX_inactive and RX_inactive, respec-
tively.
The inactive routines come into use in the next TX or
RX time segment for this time slot. Upon returning from
the inactive routine, the DSP engine checks for a
microprocessor interrupt and then enters sleep mode
for the rest of the time segment.
T8532 Powerup/Powerdown
Each channel can be powered up independently. There
are two control register addresses that can be used to
control the power for each channel. In both cases, the
first bit of the address word controls the power. P = 1
for powerup, and P = 0 for powerdown.
One address is provided for each channel which
controls the power (0x1508—0x150F and
0x1548—0x154F), and the address is followed by a
data word which controls the other programmable
functions for the same channel. A second address
(0x1500—0x1507 and 0x1540—0x1547) is provided
for each channel that controls only the power.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T8532 | T8502 and T8503 Dual PCM Codecs with Filters |
| T8533 | T8533/34 Quad Programmable Line Card Signal Processor |
| T8534 | T8533/34 Quad Programmable Line Card Signal Processor |
| T8535B | T8535B/T8536B Quad Programmable Codec |
| T8536B | T8535B/T8536B Quad Programmable Codec |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T8531A | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8531A/8532 Multichannel Programmable Codec Chip Set |
| T8532 | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8531A/8532 Multichannel Programmable Codec Chip Set |
| T8533 | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8533/34 Quad Programmable Line Card Signal Processor |
| T85331G | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks |
| T85331J | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。