參數(shù)資料
型號(hào): T7296
廠商: Lineage Power
英文描述: Integrated Line Transmitter(集成PCM線傳送器)
中文描述: 綜合線變送器(集成的PCM線傳送器)
文件頁(yè)數(shù): 5/16頁(yè)
文件大小: 396K
代理商: T7296
Data Sheet
February 2000
T7296 DS3/STS-1/E3
Integrated Line Transmitter
5
Lucent Technologies Inc.
Overview
(continued)
System Description
B3ZS/HDB3 Encoder
Data to be transmitted is input to the encoder block to
be encoded either in B3ZS or HDB3 as determined by
the state of the DS3, STS-1/
E3
pin. Input data format
can be unipolar or binary. For binary signals, TPDATA
and TNDATA need to be connected together externally.
The line code used for DS3 is B3ZS. In this mode, each
block of three consecutive zeros is removed and
replaced by one of two codes that contain bipolar viola-
tions. These replacement codes are B0V and 00V,
where B indicates a pulse conforming with the bipolar
rule, and V represents a pulse violating the rule. The
choice of these codes is made such that an odd num-
ber of B pulses will be transmitted between consecutive
bipolar violation (BPV) pulses. For E3 format, the line
code is HDB3. The encoding rule of HDB3 is similar to
B3ZS except that the number of consecutive zeros is
increased to four before a code replacement can take
place. The replacement codes in this case are 000V
and B00V.
STS-1 operation is achieved by placing the part in the
DS3 mode and using 51.84 MHz clocks. Logic opera-
tion for STS-1 is the same for DS3.
Transmit All 1s Select
Setting TAOS high causes continuous AMI encoded 1s
to be transmitted to the line. In this mode, input
TPDATA and TNDATA are ignored. If remote loopback
(RLOOP) is set high, any TAOS request is ignored.
Remote Loopback
Setting RLOOP high causes received RPDATA and
RNDATA to be transmitted to the line through TTIP and
TRING. The data rate is determined by RCLK. In this
mode, TPDATA and TNDATA are ignored.
Local Loopback
Setting LLOOP high causes TPDATA and TNDATA to
go through both the encoder and the decoder. In this
mode, the signals transmitted on RCLKO, RPOS, and
RNEG correspond to those received on TCLK,
TPDATA, and TNDATA, respectively. TPDATA and
TNDATA are transmitted to the line unless overridden
by a TAOS request. Setting both RLOOP and LLOOP
high simultaneously is not permitted.
B3ZS/HDB3 Decoder
The decoder block is included to perform B3ZS or
HDB3 decoding as determined by the state of the DS3,
STS-1/
E3
pin. In the B3ZS format, the decoder detects
both B0V and 00V codes and replaces them with 000
data. If HDB3 decoding is selected by setting the DS3,
STS-1/
E3
pin low, the B00V and 000V codes are
detected and replaced with the 0000 code. In both
cases, bipolar violation and coding errors that do not
conform to the coding scheme are detected and indi-
cated at the BPV output pin.
Decoder Disable
For testing purposes and in applications where the
decoder needs to be bypassed, the decoder can be
disabled by setting DECODIS high. In this mode, all
bipolar violation pulses are indicated at the BPV pin.
Bipolar Violation Detection
The BPV pin goes high for one bit period when a code
error or a bipolar violation not corresponding to the
appropriate coding rule is detected on the RPDATA/
RNDATA signal. The violation pulse is always removed
from the decoder outputs RPOS/RNEG when DECO-
DIS is set low.
Pulse Shaper
The pulse shaper circuit uses a combination of filters
and slew-rate control techniques to preshape the pulse
to be transmitted to the line. The amplitude of the trans-
mit pulse can be adjusted by using the TXLEV (trans-
mit level) pin. When the distance to the cross connect
exceeds 225 ft., TXLEV should be set high. When the
distance is less than 225 ft., TXLEV should be set low.
Setting TXLEV high enables the transmitter to send out
a nominal 1.0 V peak pulse. Setting TXLEV low
enables the transmitter to send out a nominal 850 mV
peak pulse. The state of the TXLEV pin has no effect
on E3 operation.
Driver Monitor
Using TTIP and TRING as inputs, the driver monitor
detects driver failure by monitoring the activities at
MTIP and MRING. If no signal is detected on these
pins for 128 ± 32 TCLK cycles, DMO is set high until
the next AMI signal is detected.
相關(guān)PDF資料
PDF描述
T7502 Dual PCM Codec with Filters(帶濾波器的雙PCM編解碼器)
T7503 Dual PCM Codec with Filters(帶濾波器的雙PCM編解碼器)
T7504 Quad PCM Codecs with Filters(帶濾波器的四PCM編解碼器)
T7507 Quad PCM Codec with Filters,Termination Impedance, and Hybrid Balance(帶濾波器、終端阻抗和混合平衡的四PCM編解碼器)
T7536 16-Channel Programmable Codec Chip Set(十六通道可編程編解碼器芯片組)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T729N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PHASE CONTROL THYRISTORS
T729N36T0F 制造商:n/a 功能描述:Power SCR
T729N37T0F 制造商:n/a 功能描述:Power SCR
T729N38T0F 制造商:n/a 功能描述:Power SCR
T729N38TOF 功能描述:SCR模塊 3.8KV 17.6KA RoHS:否 制造商:Vishay Semiconductors 開(kāi)啟狀態(tài) RMS 電流 (It RMS):260 A 不重復(fù)通態(tài)電流:4000 A 最大轉(zhuǎn)折電流 IBO:4200 A 額定重復(fù)關(guān)閉狀態(tài)電壓 VDRM:1.6 kV 關(guān)閉狀態(tài)漏泄電流(在 VDRM IDRM 下):20 mA 開(kāi)啟狀態(tài)電壓:1.43 V 保持電流(Ih 最大值): 柵觸發(fā)電壓 (Vgt): 柵觸發(fā)電流 (Igt): 最大工作溫度:+ 150 C 安裝風(fēng)格:Chassis 封裝 / 箱體:INT-A-PAK