參數(shù)資料
型號: T0P243G
廠商: Power Integrations, Inc.
英文描述: Family Extended Power, Design Flexible,Integrated Off-line Switcher
中文描述: 家庭擴展的電源,設(shè)計靈活,集成的離線切換
文件頁數(shù): 7/48頁
文件大小: 771K
代理商: T0P243G
TOP242-249
7
August 8, 2000
E
7/01
Figure 9. Switching Frequency Jitter. (Idealized V
DRAIN
waveform)
waveform for the pulse width modulator. This oscillator sets
the pulse width modulator/current limit latch at the beginning
of each cycle.
The nominal switching frequency of 132 kHz was chosen to
minimize transformer size while keeping the fundamental EMI
frequency below 150 kHz. The FREQUENCY pin (available
only in Y or R package), when shorted to the CONTROL pin,
lowers the switching frequency to 66 kHz (half frequency)
which may be preferable in some cases such as noise sensitive
video applications or a high efficiency standby mode. Otherwise,
the FREQUENCY pin should be connected to the SOURCE pin
for the default 132 kHz.
To further reduce the EMI level, the switching frequency is
jittered (frequency modulated) by approximately
±
4 kHz at
250 Hz (typical) rate as shown in Figure 9. Figure 46 shows the
typical improvement of EMI measurements with frequency
jitter.
Pulse Width Modulator and Maximum Duty Cycle
The pulse width modulator implements voltage mode control
by driving the output MOSFET with a duty cycle inversely
proportional to the current into the CONTROL pin
that is in
excess of the internal supply current of the chip (see Figure 7).
The excess current is the feedback error signal that appears
across R
(see Figure 2). This signal is filtered by an RC
network with a typical corner frequency of 7 kHz to reduce the
effect of switching noise in the chip supply current generated by
the MOSFET gate driver. The filtered error signal is compared
with the internal oscillator sawtooth waveform to generate the
duty cycle waveform. As the control current increases, the duty
cycle decreases. A clock signal from the oscillator sets a latch
which turns on the output MOSFET. The pulse width modulator
resets the latch, turning off the output MOSFET. Note that a
minimum current must be driven into the CONTROL pin
before the duty cycle begins to change.
The maximum duty cycle, DC
,
is set at a default maximum
value of 78% (typical). However, by connecting the LINE-
SENSE or MULTI-FUNCTION pin (depending on the package)
to the rectified DC high voltage bus through a resistor with
appropriate value, the maximum duty cycle can be made to
decrease from 78% to 38% (typical) as shown in Figure 11 when
input line voltage increases (see line feed forward with DC
MAX
reduction).
Light Load Frequency Reduction
The pulse width modulator duty cycle reduces as the load at the
power supply output decreases. This reduction in duty cycle is
proportional to the current flowing into the CONTROL pin. As
the CONTROL pin current increases, the duty cycle decreases
linearly towards a duty cycle of 10%. Below 10% duty cycle, to
maintain high efficiency at light loads, the frequency is also
reduced linearly until a minimum frequency is reached at a duty
cycle of 0% (refer to Figure 7). The minimum frequency is
typically 30 kHz and 15 kHz for 132 kHz and 66 kHz operation,
respectively.
This feature allows a power supply to operate at lower frequency
at light loads thus lowering the switching losses while
maintaining good cross regulation performance and low output
ripple.
Error Amplifier
The shunt regulator can also perform the function of an error
amplifier in primary side feedback applications. The shunt
regulator voltage is accurately derived from a temperature-
compensated bandgap reference. The gain of the error amplifier
is set by the CONTROL pin dynamic impedance. The
CONTROL pin clamps external circuit signals to the V
C
voltage level. The CONTROL pin current in excess of the
supply current is separated by the shunt regulator and flows
through R
E
as a voltage error signal.
On-chip Current Limit with External Programmability
The cycle-by-cycle peak drain current limit circuit uses the
output MOSFET ON-resistance as a sense resistor. A current
limit comparator compares the output MOSFET on-state drain
to source voltage, V
DS(ON)
with a threshold voltage. High drain
current causes V
the output MOSFET off until the start of the next clock cycle.
The current limit comparator threshold voltage is temperature
compensated to minimize the variation of the current limit due
to temperature related changes in R
of the output MOSFET.
The default current limit of
TOPSwitch-GX
is preset internally.
However, with a resistor connected between EXTERNAL
CURRENT LIMIT (X) pin (Y or R package) or MULTI-
FUNCTION (M) pin (P or G package) and SOURCE pin,
current limit can be programmed externally to a lower level
between 30% and 100% of the default current limit. Please
refer to the graphs in the typical performance characteristics
section for the selection of the resistor value. By setting current
limit low, a larger
TOPSwitch-GX
than necessary for the power
required can be used to take advantage of the lower R
for
higher efficiency/smaller heat sinking requirements. With a
P
128 kHz
4 ms
Time
Switching
Frequency
V
DRAIN
136 kHz
相關(guān)PDF資料
PDF描述
T1100 Miniature TCXOs
T14L10 Dual-In-Line, 10 Bit
T14L10104E3 Dual-In-Line, 10 Bit
T15V8M16A 512K X 16 LOW POWER CMOS STATIC RAM
T15V8M16A-100C 512K X 16 LOW POWER CMOS STATIC RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T1 功能描述:TIP SOLDER 1/32"FOR PORTASOL P1C RoHS:否 類別:焊接、脫焊、返修產(chǎn)品 >> 尖端,噴嘴 系列:Weller®, Portasol® 標準包裝:1 系列:SFP 尖端 - 類型:焊接 尖端 - 尺寸:0.016 英寸 OD x 0.34 英寸 L(0.41mm x 8.5mm) 尖端 - 形狀:圓錐形 溫度范圍:- 適用于相關(guān)產(chǎn)品:SP200-21,SP200-11 配用:389-1137-ND - HANDPIECE SOLDERING CARTRIDGEMFR-2211-ND - SYSTEM SOLDER 2OUTPUT 100/240VAC
T-1 功能描述:環(huán)境檢測設(shè)備 3" Extension Bar 0.138" Shaft Diamete RoHS:否 制造商:Fluke 設(shè)備類型:Vibration Meter 測量儀器:Vibration
T1 (GREEN) 制造商:undefined 功能描述:
T1 3/4(GREEN) 制造商: 功能描述: 制造商:undefined 功能描述:
T-1 TIP 功能描述:烙鐵 Weller .3" Spade Tip For P1C/P1KC RoHS:否 制造商:Weller 產(chǎn)品:Soldering Stations 類型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大溫度:+ 850 F 電纜類型:US Cord Included