- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9082 > SY89538LHY TR (Micrel Inc)IC SYNTH/FANOUT BUFFER 64TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | SY89538LHY TR |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 18/23頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SYNTH/FANOUT BUFFER 64TQFP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | Precision Edge® |
| 類型： | 時(shí)鐘合成器/扇出緩沖器 |
| PLL： | 是 |
| 輸入： | CMOS，HSTL，LVDS，LVPECL，LVTTL，SSTL，晶體 |
| 輸出： | LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 3:7 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 756MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 2.375 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 64-EP-TQFP |
| 包裝： | 帶卷 (TR) |
Micrel, Inc.
SY89538L
January 2008
M9999-010808-E
hbwhelp@micrel.com or (408) 955-1690
4
Pin Description
Power
Pin Number
Pin Name
Pin Function
1
VCCA
Analog PLL Power Pin. Connects to “quiet” 3.3V supply. 3.3V power pins must be
connected together on the PCB. Bypass with 0.1F//0.01F low ESR capacitors and
place them as close to the VCCA pin as possible.
6, 56
VCCD
Digital Logic Core Power Pin. VCCD connects to a 3.3V supply. All power pins must
be connected together on the PCB. Bypass with 0.1F//0.01F low ESR capacitors
and place them as close to the VCCD pin as possible.
19, 40, 43, 51
VCCO
LVDS and LVPECL Output Driver Power Pins. These outputs can be powered from a
2.5V or 3.3V supply. Connect all VCCO pins to the same power supply: 3.3V ±10% or
2.5V ±5%. All power pins must be connected together on the PCB. Bypass with
0.1F//0.01F low ESR capacitor and place them as close to the VCCO pin as
possible.
15
GNDA
Analog PLL Ground. Connect to “quiet” ground. GNDA and GND must be connected
together on the PCB.
16, 30, 31,
47, 55
GND,
Exposed Pad
Ground: GND pins and exposed pad must both be connected to the same ground
plane.
Control and Configuration
Pin Number
Pin Name
Pin Function
62
LR
Analog Input/Output. Provides the reference voltage for the PLL loop filter and is
used with the LF pin. See “External Loop Filter Considerations” for recommended
loop filter values.
63
LF
Analog Input/Output. Provides the loop filter node for the PLL. See “External Loop
Filter Considerations” for recommended loop filter values.
2, 7
RSEL1, RSEL0
TTL/CMOS Reference input pre-scalar and Zero Delay MUX divider select inputs.
The two-bit input pre-scalar divides the input reference frequency by /1, /2, /4, or /8.
RSEL0 is the LSB bit. See “Reference Input Divider and Zero Delay MUX Divider
pull-up. The default logic is HIGH.
10
INSEL
TTL/CMOS Input Select Control. Selects either XTAL or Reference (RFCK) input.
Internal 25k pull-up. The default is logic HIGH, and selects the XTAL input. The
threshold voltage VTH = VCC/2.
Logic HIGH: XTAL Select
Logic LOW: Reference Input Select
36
LSEL
TTL/CMOS input select control signal for the LVDS LOUT0-LOUT2 outputs. LSEL,
DSEL, and LEN are used together to decode the selection and post divider of the
LVDS outputs. Internal 25k pull-up. See “LVDS Output Post-Divider and Frequency
Select Table” for proper decoding. The threshold voltage VTH = VCC/2. The default
logic is HIGH.
37
LEN
TTL/CMOS input enable pin. Used to control the LOUT0-LOUT2 outputs and acts as
a frequency select pin. LEN, DSEL, and LSEL are used together to decode the
selection and post divide of the LVDS output bank, see the “LVDS Output Post-
Divider and Frequency Select Table” for proper decoding. Internal 25k pull-up.
When disabled, LOUT0-LOUT2 outputs are LOW, and the complimentary outputs are
HIGH. The threshold voltage VTH = VCC/2. The default logic is HIGH.
23
25
57
59
PSEL0
PSEL1
PSEL2
PSEL3
TTL/CMOS input select control signals for the PECL POUT0-POUT3 outputs. PSELx,
DSEL and PENx are used together to decode the selection and post divider of the
PECL outputs. PSELx pins include an internal 25k pull-up. The threshold voltage
VTH = VCC/2. See "LVPECL Output Post-Divider and Frequency Select Table” for
proper decoding.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-25T-MY-F2 | CONVERTER MOD DC/DC 6.5V 50W |
| PI3B16248B | IC 24:48-BIT BUS SW 80BQSOP |
| X9421YS16IZT1 | IC XDCP SGL 64-TAP 2.5K 16-SOIC |
| X9421YS16IZ-2.7T1 | IC XDCP SGL 64-TAP 2.5K 16-SOIC |
| PI3B16245A | IC 16-BIT 2 PORT BUS SW 48TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY89538LHZ | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3.3V LVPECL/LVDS Clock Synthesizer System (I Temp, Lead Free) RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SY89538LHZ TR | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3.3V LVPECL/LVDS Clock Synthesizer System (I Temp, Lead Free) RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SY89538LHZTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer |
| SY89540U | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Precision Low Jitter 4x4 LVDS Crosspoint |
| SY89540U_10 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Precision Low Jitter 4x4 LVDS Crosspoint |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。