- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄9216 > SY89537LMY (Micrel Inc)IC SYNTHESIZER/FANOUT BUFF 44MLF PDF資料下載
參數(shù)資料
| 型號(hào)： | SY89537LMY |
| 廠商： | Micrel Inc |
| 文件頁(yè)數(shù)： | 18/19頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC SYNTHESIZER/FANOUT BUFF 44MLF |
| 標(biāo)準(zhǔn)包裝： | 260 |
| 系列： | Precision Edge® |
| 類(lèi)型： | 時(shí)鐘/頻率合成器 |
| PLL： | 是 |
| 輸入： | CMOS，HSTL，LVDS，LVPECL，LVTTL，SSTL，晶體 |
| 輸出： | LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 3:7 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 756MHz |
| 除法器/乘法器： | 是/無(wú) |
| 電源電壓： | 2.375 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 44-VFQFN 裸露焊盤(pán)，44-MLF? |
| 供應(yīng)商設(shè)備封裝： | 44-MLF?（7x7） |
| 包裝： | 托盤(pán) |
| 產(chǎn)品目錄頁(yè)面： | 1083 (CN2011-ZH PDF) |
| 其它名稱(chēng)： | 576-3239 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)
Micrel, Inc.
SY89537L
December 2007
M9999-121207-B
hbwhelp@micrel.com or (408) 955-1690
8
AC Electrical Characteristics
VCCA = VCCD = +3.3V ±10%; VCCO = +2.5V ±5% or +3.3V ±10%, RL (LVDS) = 100 across the output, RL (LVPECL)
= 50 into VCCO–2V; TA = –40°C to +85°C, unless otherwise stated.
Symbol
Parameter
Condition
Min
Typ
Max
Units
XTAL Input Frequency Range
Note 7
14
18
MHz
fIN
Reference Input Frequency Range
14
144
MHz
fPHASE
Phase Detector Operating Frequency Range
14
18
MHz
fOUT
Output Frequency Range
73.5
756
MHz
fVCO
Internal VCO Frequency Range
2352
3024
MHz
Note 8
15
50
ps
15
50
ps
tSKEW
LVPECL Output Banks (0–3), Bank-to-Bank
LVDS Output Banks (0–2), Bank-to-Bank
Part-to-Part Skew
Note 9
200
ps
tLOCK
PLL Lock Time
10
ms
Note 10
4
6
psRMS
Note 10
5
7
psRMS
Note 11
5.5
8
psPP
Note 12
80
100
psPP
Loop Filter Optimized for Cycle-to-Cycle Jitter
R = 130
C1 = 0.47F
C2 = 100pF
1-Sigma Cycle-to-Cycle Jitter (XTAL Reference)
1-Sigma Cycle-to-Cycle Jitter (RFCK Reference)
Deterministic Jitter
Total Jitter
Spur
-35
dBc@
fphase
tJITTER
XTAL/RFCK Crosstalk-Induced Jitter
Note 13
0.7
psRMS
BW
PLL Bandwidth
See “PLL Stability” Table
28.8
99.8
kHz
tDC
FOUT Duty Cycle
43
50
57
%
tr, tf
Output Rise/Fall Time (20% to 80%) LVPECL
100
250
400
ps
Output Rise/Fall Time (20% to 80%) LVDS
80
150
300
ps
tPW_SYNC_MIN
See “Synchronization”
8
Internal
clock
cycle
tPD_SYNC
See “Synchronization”
8
Internal
clock
cycle
Notes:
7.
Fundamental mode, series resonant crystal.
8.
The bank-to-bank skew is defined as the worst-case difference between any two similar delay paths within a single device operating at the
same voltage and temperature.
9.
Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at
the respective inputs.
10. Cycle-to-cycle jitter definition: the variation of periods between adjacent cycles, Tn – Tn-1 where T is the time between rising edges of the
output signal.
11. Deterministic jitter is measured at 2.5Gbps with both K28.5 and 2
23-1 PRBS pattern.
12. Total jitter definition: with an ideal clock input of frequency <fMAX, no more than one output edge in 10
12 output edges will deviate by more
than the specified peak-to-peak jitter value.
13. Crosstalk is measured at the output while applying two similar differential clock frequencies that are asynchronous with respect to each
other at the inputs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-204-MX-B1 | CONVERTER MOD DC/DC 48V 75W |
| VE-B13-MY-F3 | CONVERTER MOD DC/DC 24V 50W |
| AD9520-4BCPZ | IC CLOCK GEN 1.6GHZ VCO 64LFCSP |
| VE-B4T-MW-B1 | CONVERTER MOD DC/DC 6.5V 100W |
| VE-B13-MY-F1 | CONVERTER MOD DC/DC 24V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY89537LMY TR | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3.3V LVPECL/LVDS Clock Synthesizer System (I Temp, Green) RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SY89537LMYTR | 制造商:MICREL 制造商全稱(chēng):Micrel Semiconductor 功能描述:3.3V Precision LVPECL and LVDS |
| SY89538L | 制造商:MICREL 制造商全稱(chēng):Micrel Semiconductor 功能描述:3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer and Fanout Buffer with Zero Delay |
| SY89538L_06 | 制造商:MICREL 制造商全稱(chēng):Micrel Semiconductor 功能描述:3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer and Fanout Buffer with Zero Delay |
| SY89538L_08 | 制造商:MICREL 制造商全稱(chēng):Micrel Semiconductor 功能描述:3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。