- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382568 > STV5404E-001 (意法半導體) Mono and Colour Digital Video CMOS Image Sensors PDF資料下載
參數(shù)資料
| 型號： | STV5404E-001 |
| 廠商： | 意法半導體 |
| 英文描述： | Mono and Colour Digital Video CMOS Image Sensors |
| 中文描述： | 莫諾和數(shù)字視頻彩色CMOS圖像傳感器 |
| 文件頁數(shù)： | 42/54頁 |
| 文件大?。?/td> | 786K |
| 代理商： | STV5404E-001 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
VV5404 & VV6404
CD5404-6404F-A
42/54
6.
VV5404 and VV6404 generate a system clock when a quartz crystal or ceramic resonator circuit is connected to the
CLKI and CLKO pins. The device can also be driven directly from an external clock source driving CLK.
If CLKI is generated for the video sensor by the receiving device it must be active during serial interface
communications for at least 16 clock cycles before the serial communications start bit and for at least 16 cycles after
the serial communications stop bit.
The synchronisation input, SIN, synchronises the clock divider logic in addition to the main clock generation and the
video timing control block.
.
Clock Signal
For greater flexibility the input frequency can be divided by 2, 4, 8 or 16 to select the pixel clock frequency. The clock
divisor serial register selects the input clock frequency divisor.
The clock signal must be a square wave with a 50% (+/- 10%) mark:space ratio. Table 28 specifies the maximum and
minimum pixel clock frequencies for the module. Table 29 and Table 29 specify the relationship between the input
clock, CLKI, and the pixel clock frequency for the different settings of the sensor’s internal clock divider.
This translates into a maximum input clock frequency of 7.15909 MHz if a clock divisor of 2 is used (the default - Table
29). Thus if a 14.31818 MHz crystal is used, only the 4, 8 and 16 clock divisors should be used (Table 29).
MHz
Minimum Pixel Rate
0.44744
Maximum Pixel Rate
3.57954
Table 28 : Maximum and Minimum Pixel Rates
X1
C2
C1
R1
32
31
VV5/6404
CMOS
Driver
Clock
Source
R2
C1 = C2 = 47 pF
X1 = 14.31818 MHz
R1 = 1 M
R2 = 510
CLK
CLOCK
DIVISION
CLKI
CLKO
32
31
VV5/6404
CLK
CLOCK
DIVISION
CLKI
CLKO
Figure 27 : Camera Clock Sources
相關PDF資料 |
PDF描述 |
|---|---|
| STV6404E-001 | Mono and Colour Digital Video CMOS Image Sensors |
| STV5730 | Advanced FM Audio Play-Back and Record Amplifier For VCR(用于VCR,收費電視和衛(wèi)星接收器的多標準熒幕顯示) |
| STV6436 | Filtered Video Buffers for STB and DVD Devices |
| STV6436D | Filtered Video Buffers for STB and DVD Devices |
| STV6436S | Filtered Video Buffers for STB and DVD Devices |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| STV-5410/5500-E01 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Mono and Colour Digital Video CMOS Image Sensors |
| STV-5410-E01 | 制造商:STMicroelectronics 功能描述:EVAL BOARD - Bulk |
| STV-5410-R01 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Mono and Colour Digital Video CMOS Image Sensors |
| STV5438 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MONOCHIP TELETEXT AND VPS DECODER WITH 8 INTEGRATED PAGES |
| STV5438/H | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MONOCHIP TELETEXT AND VPS DECODER WITH 8 INTEGRATED PAGES |
發(fā)布緊急采購，3分鐘左右您將得到回復。