- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385878 > STV0502 (意法半導(dǎo)體) CCD SENSORS ANALOG PROCESSOR IC PDF資料下載
參數(shù)資料
| 型號(hào)： | STV0502 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | CCD SENSORS ANALOG PROCESSOR IC |
| 中文描述： | CCD傳感器模擬處理器IC |
| 文件頁(yè)數(shù)： | 4/15頁(yè) |
| 文件大小： | 158K |
| 代理商： | STV0502 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
CDS_IN
FCDS
t1
t2
t4
t3
t
PROP
t
DADC
Pixel N
3 CLK Pipe-Line Delay
FS
CDS_OUT
ADC_IN
ADC_CLOCK
DATA_OUT
Sampling
Period
Pixel N+1
Pixel N+2
Pixel N+3
Pixel N+4
Pixel N+5
Pixel N-4
Pixel N-3
Pixel N-2
Pixel N-1
Pixel N
Pixel N+1
Pixel N
Pixel N+1
Pixel N+2
Pixel N+3
Pixel N+4
0
Notation :
- t1 is the delay between the falling edge of FCDS and the beginning of the active pixel level from the CCD.
- t2 is the delay between the falling edge of FS and the end of the active pixel level from the CCD.
t1, t2, t3 and t4 must be kept > 0 in the Application.
- t
PROP
is the propagation delay between CDS_OUT and ADC_IN signals (within the AGC block).
- t
DADC
is the delay on the ADC outputs between the rising edge of the clock and data output.
Figure 1
FUNCTIONAL DESCRIPTION
(continued)
It is followed by a Voltage Controlled Amplifier
(range 8dB - 34dB), that can be switched into a
fixed 26dB gain amplifier.
The VCA output is differential and 2 buffers are
driving the two output pins, with a load impedance
down to 5k
.
A bias circuitry and an external capacitor (ACC)
form a DC feedback loop on the VCA DC bias, in
order to correct any DC offset on the VCA output.
Finally, a peak detector (double alternance) is used
to compare the output signal with the reference
threshold, to be regulated at. An external capacitor
(CAGC) is used for the AGC time constants. If the
signal goes above the threshold, a 500
μ
A current
is charging the capacitor with a fast reponse
time(attack). In case of very big signals, a second
charge cureent of about 5mA is given, in order to
reduce the period during which the output signal is
saturated. Otherwise, a constant 1
μ
A current dis-
charges the capacitor with a slow response time
(decay). The capacitor voltage controls the VCA
gain. This constitues the AGC loop.
FS
CDS_OUT
FCDS
CDS_IN =
CCD Signal
Feedtrough Level
Signal Level
0
Figure 2
STV0502
4/15
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STV0676 | CMOS Digital Camera Co-processor |
| STV0684 | Digital Camera Processor |
| STV10NA40 | N-CHANNEL ENHANCEMEMT MODE FAST POWER MOS TRANSISTOR |
| STV1601A | SERIAL INTERFACE TRANSMISSION ENCODER |
| STV60NE06-16 | N - CHANNEL 60V - 0.013ohm - 60A PowerSO-10 STripFET POWER MOSFET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STV05D03F | 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:1W 3kVdc Isolated Dual Output Surface Mount DC-DC Converter |
| STV05D05F | 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:1W 3kVdc Isolated Dual Output Surface Mount DC-DC Converter |
| STV05D09F | 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:1W 3kVdc Isolated Dual Output Surface Mount DC-DC Converter |
| STV05D12F | 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:1W 3kVdc Isolated Dual Output Surface Mount DC-DC Converter |
| STV05D15F | 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:1W 3kVdc Isolated Dual Output Surface Mount DC-DC Converter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。