- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98147 > STEL-1377Q (INTEL CORP) SPECIALTY MICROPROCESSOR CIRCUIT, DIP63 PDF資料下載
參數(shù)資料
| 型號： | STEL-1377Q |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, DIP63 |
| 封裝： | 3.750 X 1.600 INCH, 0.40 INCH HEIGHT, DIP-63 |
| 文件頁數(shù)： | 9/13頁 |
| 文件大?。?/td> | 231K |
| 代理商： | STEL-1377Q |
5
STEL-1377Q/S
Bits 3–0 of the registers. In all cases, it is not necessary
to reload unchanged bytes, and the byte loading
sequence may be random.
WRSTB
The Write Strobe input is used to latch the data on the
DATA7-0 bus into the device. On the rising edge of the
WRSTB
input, the information on the 8-bit data bus is
transferred to the buffer register selected by the
ADDR3-0 bus.
FRSEL
The Frequency Register Select line is used to control
the mux which selects the
-Phase Buffer Register in
use. When this signal is high
-Phase Buffer Register
'A' is selected as the source for the
-Phase ALU, and
the frequency corresponding to the data stored in this
register will be generated by the NCO after the next
falling edge on the FRLD input. When this line is low,
-Phase Buffer Register 'B' is selected as the source.
FRLD
The Frequency Load input is used to control the
transfer of the data from the
-Phase Buffer Registers
to the
-Phase ALU. The data at the output of the Mux
Block must be valid during the clock cycle following
the falling edge of FRLD. The data is then transferred
during the subsequent cycle. The frequency of the
NCO output will change 19 clock cycles after the FRLD
command due to pipelining delays.
PHSEL
The Phase Source Select input selects the sources of
data for the Phase ALUs. When it is high the sources
are the Sine and Cosine Phase Buffer Registers. They
are loaded from the DATA7-0 bus by setting address
line ADDR3 high, as shown in the tables. When
PHSEL
is low, the sources for the phase modulation
data are the DATA7-0 and ADDR3-0 inputs, and the
data will be loaded independently of the states of
WRSTB
and CSEL. The data on these 12 lines is
presented directly as a parallel 12-bit word to both
Phase ALUs, allowing high-speed phase modulation.
The 12-bit value is latched into the Phase ALUs by
means of the PHLD input. The data on the ADDR3-0
lines is mapped onto Phase Bits 3 to 0 and the data on
the DATA7-0 lines are mapped onto Phase Bits 11 to 4
in this case. When using the parallel phase load mode
CSEL
and/or WRSTB should remain high to ensure
that the phase data is not written into the phase and
frequency buffer registers of the STEL-1377.
PHLD
The Phase Load input is used to control the latching of
the Phase Modulation data into the Phase ALUs. The
12-bit data at the output of the Phase Modulation
Control Block must be valid during the clock cycle
following the falling edge of PHLD. The data is then
transferred during the subsequent cycle. The 12-bit
phase data is added to the 12 most significant bits of the
accumulator output, so that the MSB of the phase data
represents a 180
° phase change. The source of this data
will be determined by the state of PHSEL. The phase
of the NCO output will change 12 clock cycles after the
PHLD
command, due to pipelining delays.
FMOD15 through FMOD0
The Frequency Modulation bus is a 16-bit bus on
which the FM data is loaded into the STEL-1177. The
data should be a 16-bit unsigned number.
FMSUB
The FM Subtract input controls the Add/Subtract
operation of the
-Phase ALU. When it is high the FM
data on the FMOD15-0 bus will be subtracted from the
carrier frequency, and when it is low the FM data will
be added to the carrier frequency. In this way the FM
data can be treated as a 17-bit signed-magnitude
number, where the FMSUB signal is the sign bit.
FMADDR1 through FMADDR0
The two inputs FMADDR1-0 set the deviation of the
frequency modulation by controlling the significance
of the FM data in relation to the carrier frequency data.
The FM data word will be multiplied by 20, 24, 28, or 212
according to the state of FMADDR1-0, and the
consequent resolution and maximum values of the
deviation are shown in the table below. The deviations
and resolutions shown are for a clock frequency of 60
MHz.
FM-
Mult. factor Maximum
Resol-
ADDR1 ADDR0 of FM data
deviation
ution
00
20
± 915 Hz
14 mHz
01
24
± 14.6 KHz 0.22 Hz
10
28
± 234 KHz 3.6 Hz
11
212
± 3.75 MHz 57 Hz
FMLD
The FM Load input controls the writing of the
frequency modulation data on the FMOD15-0 bus and
the FMSUB input into the device. When RATE1-0 = 00
the data at the output of the Frequency Modulation
Control Block must be valid during the clock cycle
following the falling edge of FMLD. The data is then
transferred during the subsequent cycle.
When
RATE1-0 = 01, 10 or 11 are selected the FM data will be
loaded automatically without the use of the FMLD
input. Note that FMLD must be held low during
automatic operation, otherwise the loading will be
inhibited.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STK1390-5S25I | 0 TIMER(S), REAL TIME CLOCK, PDSO32 |
| STK1390-5S30I | 0 TIMER(S), REAL TIME CLOCK, PDSO32 |
| STK1390-5S35 | 0 TIMER(S), REAL TIME CLOCK, PDSO32 |
| STK1390-5W30I | 0 TIMER(S), REAL TIME CLOCK, PDIP32 |
| STK1390-5W35 | 0 TIMER(S), REAL TIME CLOCK, PDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STEL-1377S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FREQUENCY SYNTHESIZER|DIP|64PIN|PLASTIC |
| STEL-1378A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FREQUENCY SYNTHESIZER|HYBRID|DIP|64PIN|PLASTIC |
| STEL-2000A+20/CR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RF MODULATOR/DEMODULATOR|CMOS|QFP|100PIN|PLASTIC |
| STEL-2000A+45/CR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RF MODULATOR/DEMODULATOR|CMOS|QFP|100PIN|PLASTIC |
| STEL2020 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Convolutional-FEC-Viterbi Error Circuit - Burst and continuous modes |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。