- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382555 > ST93CS67 (意法半導(dǎo)體) 4K (256 x 16) Serial Microwire EEPROM(4K位串行EEPROM) PDF資料下載
參數(shù)資料
| 型號： | ST93CS67 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 4K (256 x 16) Serial Microwire EEPROM(4K位串行EEPROM) |
| 中文描述： | 4K的（256 × 16）系列微型導(dǎo)線的EEPROM（4K的位串行EEPROM的） |
| 文件頁數(shù)： | 10/16頁 |
| 文件大?。?/td> | 124K |
| 代理商： | ST93CS67 |
Accessing the ProtectRegisteris done by execut-
ing the followingsequence:
– WEN: execute the Write Enableinstruction,
– PREN: executethe PRENinstruction,
– PRWRITE, PRCLEAR or PRDS:the protection
then may be defined, in terms of size of the
protected area (PRWRITE, PRCLEAR) and
may be set permanently(PRDS instruction).
Protect RegisterRead
The Protect Register Read instruction (PRREAD)
outputs on the Data Output Q the content of the
Protect Register, followed by the Protect Flag bit.
The Protect Register Enable pin (PRE) must be
driven Highbeforeand duringthe instruction. As in
the Read instructiona dummy ’0’ bit is output first.
Since it is not possible to distinguishif the Protect
Registeris cleared(all 1’s) or if it is written with all
1’s, user must check the Protect Flag status (and
not the Protect Register content) to ascertainthe
settingof the memory protection.
Protect RegisterEnable
The ProtectRegister Enableinstruction(PREN) is
used to authorize the use of further PRCLEAR,
PRWRITE and PRDS instructions. The PREN
insruction does not modify the Protect Flag bit
value.
Note: A Write Enable (WEN) instruction must be
executed before the Protect Enable instruction.
Both the Protect Enable (PRE) and Write Enable
(W)inputpinsmust beheldHighduringtheinstruc-
tion execution.
Protect RegisterClear
The Protect RegisterClear instruction(PRCLEAR)
clears the addressstoredin theProtect Register to
all 1’s, and thus enables the execution of WRITE
and WRALL instructions. The Protect Register
Clear executionclears the ProtectFlag to ’1’. Both
the Protect Enable (PRE) and Write Enable (W)
input pins must be driven High during the instruc-
tion execution.
Note: A PREN instruction must immediately pre-
cede the PRCLEARinstruction.
Protect RegisterWrite
The Protect Register Write instruction(PRWRITE)
is used to write into the Protect Register the ad-
dress of the first word to be protected. After the
PRWRITE instruction execution, all memory loca-
tionsequalto andabovethe specifiedaddress,are
protectedfromwriting. TheProtectFlag bit issetto
’0’, it can be read with Protect Register Read
instruction. Both the Protect Enable (PRE) and
Write Enable (W) input pins must be driven High
duringthe instructionexecution.
Note: A PREN instruction must immediately pre-
cede the PRWRITE instruction, but it isnot neces-
sary to executefirst aPRCLEAR.
Protect Register Disable
The Protect Register Disable instruction sets the
OneTime Programmablebit(OTPbit). TheProtect
RegisterDisable instruction(PRDS) isaONETIME
ONLYinstruction which latches the Protect Regis-
ter content, this content is thereforeunalterable in
thefuture.BoththeProtectEnable(PRE) andWrite
Enable(W) input pins must be driven High during
the instruction execution. The OTP bit cannot be
directly read, it can be checked by reading the
content of the Protect Register (PRREAD instruc-
tion), then by writing this same value into the Pro-
tect Register (PRWRITE instruction): when the
OTP bit is set, the Ready/Busystatus cannot ap-
pear on the Data output (Q); when the OTP bit is
not set, the Busystatus appearon the Data output
(Q).
APREN instruction must immediatelyprecede the
PRDS instruction.
READY/BUSY Status
When the ST93CS66/67 is performing the write
cycle, the Busy signal (Q = 0) is returned if S is
driven high, and the ST93CS66/67will ignore any
dataon thebus.Whenthewritecycleiscompleted,
the Ready signal (Q = 1) will indicate, if Sis driven
high, that the ST93CS66/67 is ready to receive a
newinstruction.Once the ST93CS66/67is Ready,
the Data Output Q is set to ’1’ until a new Start bit
is decoded or the Chip Select is broughtLow.
COMMON I/O OPERATION
TheDataOutput (Q)andDataInput(D)signalscan
be connected together, through a current limiting
resistor, to form a common, one wire data bus.
Some precautions must be taken when operating
the memory withthisconnection,mostlyto prevent
a shortcircuit betweenthe last enteredaddress bit
(A0) and the first data bit output by Q.The reader
should refer to the SGS-THOMSON application
note”MICROWIRE EEPROMCommon I/OOpera-
tion”.
MEMORY WRITE PROTECTION
(cont’d)
10/16
ST93CS66, ST93CS67
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STA016 | MPEG 2.5 LAYER III AUDIO DECODER SUPPORTING CD-ROM CAPABILITY |
| STA016A | MPEG 2.5 LAYER III AUDIO DECODER SUPPORTING CD-ROM CAPABILITY |
| STA304A | 20 POS IMAGE SENSOR SOCKT |
| STA400A | XMRADIO SDARS CHANNEL DECODER |
| STA450A | XMRADIO SDARS SERVICE LAYER & SOURCE DECODER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST93CS67B1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microwire Serial EEPROM |
| ST93CS67B1013TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4K 256 x 16 SERIAL MICROWIRE EEPROM |
| ST93CS67B3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microwire Serial EEPROM |
| ST93CS67B3013TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4K 256 x 16 SERIAL MICROWIRE EEPROM |
| ST93CS67B6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microwire Serial EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。