參數(shù)資料
型號(hào): ST90E158LV
廠商: 意法半導(dǎo)體
英文描述: 8/16-BIT MCU FAMILY WITH UP TO 64K ROM/OTP/EPROM AND UP TO 2K RAM
中文描述: 微控制器16位產(chǎn)品的家庭多達(dá)64K的ROM /檢察官/ EPROM和2K的內(nèi)存
文件頁(yè)數(shù): 163/190頁(yè)
文件大小: 1152K
代理商: ST90E158LV
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)當(dāng)前第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)
163/190
ST90158 - SERIAL COMMUNICATIONS INTERFACE (SCI)
SERIAL COMMUNICATIONS INTERFACE
(Cont’d)
CLOCK CONFIGURATION REGISTER (CCR)
R251 - Read/Write
Reset value: 0000 0000 (00h)
Bit 7 =
XTCLK
This bit, together with the OCLK bit, selects the
source for the transmitter clock. The following ta-
ble shows the coding of XTCLK and OCLK.
Bit 6 =
OCLK
This bit, together with the XTCLK bit, selects the
source for the transmitter clock. The following ta-
ble shows the coding of XTCLK and OCLK.
Bit 5 =
XRX
: External Receiver Clock Source
0: External receiver clock source not used.
1: Select the external receiver clock source.
Note:
The external receiver clock frequency must
be 16times thedata rate, or equal to the data rate,
depending on the status of the CD bit.
Bit 4 =
XBRG
: Baud Rate Generator Clock
Source
0: Select INTCLK for the baud rate generator.
1: Select the external receiver clock for the baud
rate generator.
Bit 3 =
CD
: Clock Divisor
The status of CD willdetermine the SCI configura-
tion (synchronous/asynchronous).
0: Select 16X clock mode for both receiver and
transmitter.
1: Select 1X clock mode for both receiver and
transmitter.
Note:
In 1X clock mode, the transmitter will trans-
mit data at one data bit per clock period. In 16X
mode each data bit period will be 16 clock periods
long.
Bit 2 =
AEN
: Auto Echo Enable
0: No auto echo mode.
1: Put the SCI in auto echo mode.
Note:
Auto Echo mode has the following effect:
the SCI transmitter is disconnected from the data-
out pin SOUT, which is driven directly by the re-
ceiver data-in pin, SIN. The receiver remains con-
nected to SIN and is operational, unless loopback
mode is also selected.
Bit 1 =
LBEN
: Loopback Enable
0: No loopback mode.
1: Put the SCI in loopback mode.
Note:
In this mode, the transmitter output is set to
a high level, the receiver input is disconnected,
and the output of the Transmitter Shift Register is
looped back into the Receiver Shift Register input.
All interrupt sources (transmitter and receiver) are
operational.
Bit 0 =
STPEN
: Stick Parity Enable.
0: The transmitter and the receiver will follow the
parity of even parity bit EP inthe CHCRregister.
1: The transmitter and the receiver will use the op-
posite parity type selected by the even parity bit
EP in the CHCR register.
7
0
XTCLK
OCLK
XRX
XBRG
CD
AEN
LBEN
STPEN
XTCLK
0
0
OCLK
0
1
Pin Function
Pin is used as a general I/O
Pin = TXCLK (used as an input)
Pin = CLKOUT (outputs theBaud
Rate Generator clock)
Pin =CLKOUT (outputs the Serial
expansion and synchronous
mode clock)
1
0
1
1
EP
SPEN
Parity (Transmitter &
Receiver)
Odd
Even
Even
Odd
0 (odd)
1 (even)
0 (odd)
1 (even)
0
0
1
1
9
相關(guān)PDF資料
PDF描述
ST90R158T1 8/16-BIT MCU FAMILY WITH UP TO 64K ROM/OTP/EPROM AND UP TO 2K RAM
ST90R28 ROMLESS HCMOS MCU WITH RAM
ST90T30 128 x 128 pixel format, LED or EL Backlight available
ST90T30C1 9K EPROM HCMOS MCUs WOTH A/D COMVERTER
ST90T30C6 9K EPROM HCMOS MCUs WOTH A/D COMVERTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST90E158M9G0 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8/16-BIT MCU FAMILY WITH UP TO 64K ROM/OTP/EPROM AND UP TO 2K RAM
ST90E158M9LVG0 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8/16-BIT MCU FAMILY WITH UP TO 64K ROM/OTP/EPROM AND UP TO 2K RAM
ST90E158P9L0 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
ST90E20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST90E21 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller