參數(shù)資料
型號: ST72T754J9B1
廠商: 意法半導(dǎo)體
元件分類: ADC
英文描述: 8-BIT USB MCU FOR MONITORS, WITH UP TO 60K OTP, 1K RAM, ADC, TIMER, SYNC, TMU, PWM/BRM, H/W DDC & I2C
中文描述: 8位USB單片機(jī)的顯示器,高達(dá)60K章檢察官辦公室,每1000內(nèi)存,模數(shù)轉(zhuǎn)換器,定時器,同步,材質(zhì)單元,脈寬調(diào)制/的BRM,的H / W DDC的
文件頁數(shù): 140/144頁
文件大?。?/td> 1280K
代理商: ST72T754J9B1
ST72774/ST727754/ST72734
95/144
4.8 DDC INTERFACE (DDC)
4.8.1 Introduction
The DDC (Display Data Channel) Bus Interface is
mainly used by the monitor to identify itself to the
video controller, by the monitor manufacturer to
perform factory alignment, and by the user to
adjust the monitor’s parameters.
The DDC interface consists of two parts:
s
A
fully
hardware-implemented
interface,
supporting
DDC1
and
DDC2B
(VESA
specification 3.0 compliant). It accesses the
ST7 on-chip memory directly through a built-in
DMA engine.
s
A second interface, supporting the slave I2C
functions for handling DDC/CI mode (DDC2Bi),
factory alignment or Enhanced DDC (EDDC) by
software.
4.8.2 DDC Interface Features
4.8.2.1 Hardware DDC1/2B Interface Features
s
Full
hardware
support
for
DDC1/2B
communications (VESA specification versions 2
and 3)
s
Hardware detection of DDC2B addresses A0h/
A1h and optionally A2h/A3h (P&D) or A6h/A7h
(FPDI-2)
s
Separate mapping of EDID version 1 (128
bytes) and EDID version 2 (256 bytes) when
both must coexist
s
Support for error recovery mechanism
s
Detection
of
misplaced
Start
and
Stop
conditions
s
I2C byte, random and sequential read modes
s
DMA transfer from any memory location and to
RAM
s
Automatic memory address incrementation
s
End of data downloading flag and interrupt
capability
4.8.2.2 DDC/CI - Factory Interface Features
General I2C Features:
– Parallel bus /I2C protocol converter
– Interrupt generation
– Standard I2C mode/Fast I2C mode
– 7-bit Addressing
I2C Slave Features:
–I2C bus busy flag
– Start bit detection flag
– Detection of misplaced Start or Stop condition
– Transfer problem detection
– Address Matched detection
– Programmable
Address
detection
and/or
Hardware detection of Enhanced DDC (ED-
DC) addresses (60h/61h)
– End of byte transmission flag
– Transmitter/Receiver flag
– Stop condition Detection
Figure 56. DDC Interface Overview
SDAD
SCLD
VSYNCI
SDA
SCL
VSYNC
HARDWARE DDC1/2B
INTERFACE
I2C SLAVE
INTERFACE
(DDC/CI - Factory Alignment)
VSYNCI2
VSYNC2
相關(guān)PDF資料
PDF描述
ST72T754S9T1 8-BIT USB MCU FOR MONITORS, WITH UP TO 60K OTP, 1K RAM, ADC, TIMER, SYNC, TMU, PWM/BRM, H/W DDC & I2C
ST733C08LFK2 1900 A, 800 V, SCR, TO-200AC
ST733C08LFK1L 1900 A, 800 V, SCR, TO-200AC
ST733C04LEK1 1900 A, 400 V, SCR, TO-200AC
ST733C04LEK3L 1900 A, 400 V, SCR, TO-200AC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST72T774J9B1 制造商:STMicroelectronics 功能描述:
ST72T774S9T1 制造商:STMicroelectronics 功能描述:ST72T774S9T1 - Trays
ST730 制造商:IRF 制造商全稱:International Rectifier 功能描述:PHASE CONTROL THYRISTORS Hockey Puk Version
ST7-30 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:POWER TRANSFORMER
ST-7300 制造商:GC Electronics 功能描述: