參數(shù)資料
型號： ST72T754J9B1
廠商： 意法半導(dǎo)體
元件分類： ADC
英文描述： 8-BIT USB MCU FOR MONITORS, WITH UP TO 60K OTP, 1K RAM, ADC, TIMER, SYNC, TMU, PWM/BRM, H/W DDC & I2C
中文描述： 8位USB單片機的顯示器，高達60K章檢察官辦公室，每1000內(nèi)存，模數(shù)轉(zhuǎn)換器，定時器，同步，材質(zhì)單元，脈寬調(diào)制/的BRM，的H / W DDC的
文件頁數(shù)： 128/144頁
文件大小： 1280K
代理商： ST72T754J9B1
ST72774/ST727754/ST72734
84/144
USB INTERFACE (Cont’d)
ENDPOINT n REGISTER B (EPnRB)
Read / Write
Reset Value: 0000 xxxx (0xh)
These registers (EP1RB and EP2RB) are used for
controlling data reception on Endpoints 1 and 2.
They are also reset by the USB bus reset.
Note: Endpoint 2 and the EP2RB register are not availa-
ble on some devices (see device feature list and
register map).
Bit 7 = CTRL
Control.
This bit should be 0.
Note: If this bit is 1, the Endpoint is a control endpoint.
(Endpoint 0 is always a control Endpoint, but it is
possible to have more than one control Endpoint).
Bit 6 = DTOG_RX
Data toggle, for reception
transfers.
It contains the expected value of the toggle bit
(0=DATA0, 1=DATA1) for the next data packet.
This bit is cleared by hardware in the first stage
(Setup Stage) of a control transfer (SETUP
transactions start always with DATA0 PID). The
receiver toggles DTOG_RX only if it receives a
correct data packet and the packet’s data PID
matches the receiver sequence bit.
Bit 5:4 = STAT_RX [1:0]
Status bits, for reception
transfers.
These bits contain the information about the
endpoint status, which are listed in the following
table:
These bits are written by software. Hardware sets
the STAT_RX bits to NAK when a correct transfer
has occurred (CTR=1) related to an OUT or
SETUP transaction addressed to this endpoint, so
the software has the time to elaborate the received
data before acknowledging a new transaction.
Bits 3:0 = EA[3:0]
Endpoint address.
Software must write in this field the 4-bit address
used to identify the transactions directed to this
endpoint. Usually EP1RB contains “0001” and
EP2RB contains “0010”.
ENDPOINT 0 REGISTER B (EP0RB)
Read / Write
Reset Value: 1000 0000 (80h)
This register is used for controlling data reception
on Endpoint 0. It is also reset by the USB bus
reset.
Bit 7 = Forced by hardware to 1.
Bit 6:4 = Refer to the EPnRB register for a
description of these bits.
Bit 3:0 = Forced by hardware to 0.
70
CTRL
DTOG
_RX
STAT
_RX1
STAT
_RX0
EA3
EA2
EA1
EA0
STAT_RX1 STAT_RX0 Meaning
00
DISABLED: reception
transfers
cannot
be
executed.
01
STALL: the endpoint is
stalled and all reception
requests result in a STALL
handshake.
10
NAK: the endpoint is na-
ked and all reception re-
quests result in a NAK
handshake.
11
VALID: this endpoint is
enabled for reception.
70
1
DTOG
RX
STAT
RX1
STAT
RX0
00
0
相關(guān)PDF資料
PDF描述
ST72T754S9T1 8-BIT USB MCU FOR MONITORS, WITH UP TO 60K OTP, 1K RAM, ADC, TIMER, SYNC, TMU, PWM/BRM, H/W DDC & I2C
ST733C08LFK2 1900 A, 800 V, SCR, TO-200AC
ST733C08LFK1L 1900 A, 800 V, SCR, TO-200AC
ST733C04LEK1 1900 A, 400 V, SCR, TO-200AC
ST733C04LEK3L 1900 A, 400 V, SCR, TO-200AC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST72T774J9B1 制造商:STMicroelectronics 功能描述:
ST72T774S9T1 制造商:STMicroelectronics 功能描述:ST72T774S9T1 - Trays
ST730 制造商:IRF 制造商全稱:International Rectifier 功能描述:PHASE CONTROL THYRISTORS Hockey Puk Version
ST7-30 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:POWER TRANSFORMER
ST-7300 制造商:GC Electronics 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*