- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98144 > ST62E85BG1 (STMICROELECTRONICS) 8-BIT, UVPROM, 8 MHz, MICROCONTROLLER, CQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | ST62E85BG1 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, UVPROM, 8 MHz, MICROCONTROLLER, CQFP80 |
| 封裝： | CERAMIC, QFP-80 |
| 文件頁數(shù)： | 38/78頁 |
| 文件大?。?/td> | 868K |
| 代理商： | ST62E85BG1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
Obsolete
Product(s)
- Obsolete
Product(s)
43/78
ST62T85B/E85B
4.3 AUTO-RELOAD TIMER
The Auto-Reload Timer (AR Timer) on-chip pe-
ripheral consists of an 8-bit timer/counter with
compare and capture/reload capabilities and of a
7-bit prescaler with a clock multiplexer, enabling
the clock input to be selected as fINT, fINT/3. A
Mode Control Register, ARMC, two Status Control
Registers, ARSC0 and ARSC1, allow the Auto-
Reload Timer to be used in 2 modes:
– Auto-reload mode,
– Output compare,
The AR Timer can be used to wake the MCU from
WAIT mode with an internal clock. A Load register
allows the program to read and write the counter
on the fly.
4.3.1 AR Timer Description
The AR COUNTER is an 8-bit up-counter incre-
mented on the input clock’s rising edge. The coun-
ter is loaded from the ReLoad/Capture Register,
ARRC, for auto-reload operations, as well as for
initialization. Direct access to the AR counter is not
possible; however, by reading or writing the ARLR
load register, it is possible to read or write the
counter’s contents on the fly.
The AR Timer’s input clock can be either the inter-
nal clock (from the Oscillator Divider), or the inter-
nal clock divided by 3. Selection between these
clock sources is effected by suitably programming
bits CC0-CC1 of the ARSC1 register. The output
of the AR Multiplexer feeds the 7-bit programma-
ble AR Prescaler, ARPSC, which selects one of
the 8 available taps of the prescaler, as defined by
PSC0-PSC2 in the AR Mode Control Register.
Thus the division factor of the prescaler can be set
to 2n (where n = 0, 1,..7).
The clock input to the AR counter is enabled by the
TEN (Timer Enable) bit in the ARMC register.
When TEN is reset, the AR counter is stopped and
the prescaler and counter contents are frozen.
When TEN is set, the AR counter runs at the rate
of the selected clock source. The counter is
cleared on system reset.
The AR counter may also be initialized by writing
to the ARLR load register, which also causes an
immediate copy of the value to be placed in the AR
counter, regardless of whether the counter is run-
ning or not. Initialization of the counter, by either
method, will also clear the ARPSC register, where-
upon counting will start from a known value.
4.3.2 Timer Auto-reload Operating Modes
The free running 8-bit counter is fed by the pres-
caler’s output, and is incremented on every rising
edge of the clock signal.
When a counter overflow occurs, the counter is
automatically reloaded with the contents of the Re-
load/Capture Register, ARCC. The period be-
tween two overflows is then controlled by the pres-
caler setting and by the auto-reload value present
in the Reload/Capture register, ARRC.
On overflow, the OVF flag of the ARSC0 register is
set and an overflow interrupt request is generated
if the overflow interrupt enable bit, OVIE, in the
Mode Control Register (ARMC), is set. The OVF
flag must be reset by the user software.
When the counter reaches the compare value, the
CPF flag of the ARSC0 register is set and a com-
pare interrupt request is generated, if the Compare
Interrupt enable bit, CPIE, in the Mode Control
Register (ARMC), is set.
Notes. The compare value loaded in the Compare
Register, ARCP, must be in the range from (AR-
RC) to 255.
The ARTC counter is initialized by writing to the
ARRC register and by then setting the TCLD (Tim-
er Load) and the TEN (Timer Clock Enable) bits in
the Mode Control register, ARMC.
Enabling and selection of the clock source is con-
trolled by the CC0, CC1, SL0 and SL1 bits in the
Status Control Register, ARSC1. The prescaler di-
vision ratio is selected by the PS0, PS1 and PS2
bits in the ARSC1 register.
The clock frequency should not be modified while
the counter is counting, since the counter may be
set to an unpredictable value. For instance, the
multiplexer setting should not be modified while
the counter is counting.
Loading of the counter by any means (by auto-re-
load, through ARLR, ARRC or by the Core) resets
the prescaler at the same time.
43
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST62P35BQ3/XXX | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP52 |
| ST62P35BQ6/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP52 |
| ST62P35BQ1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP52 |
| ST6235BQ1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP52 |
| ST62P45BQ6/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP52 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST62E85G1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| ST62E8X-EPB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EPROM PROGRAMMING BOARDS DATASHEET FOR ST62 FAMILY |
| ST62E8X-EPB/110 | 功能描述:程序設(shè)計(jì)器 - 基于處理器 ST62 EPROM Programmr RoHS:否 制造商:Olimex Ltd. 產(chǎn)品:Programmers 工具用于評(píng)估:XMEGA, MegaAVR, tinyAVR 核心:AVR 接口類型:USB 工作電源電壓:1.8 V to 5.5 V |
| ST62E94F1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| ST62EBF1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。