- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382551 > ST62E60B (意法半導體) 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI PDF資料下載
參數(shù)資料
| 型號： | ST62E60B |
| 廠商： | 意法半導體 |
| 英文描述： | 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI |
| 中文描述： | 8位檢察官辦公室/存儲器與阿微控制器/ D轉換器，自動重加載定時器，EEPROM和的SPI |
| 文件頁數(shù)： | 38/75頁 |
| 文件大?。?/td> | 540K |
| 代理商： | ST62E60B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
38/75
ST62T53B/T60B/T63B ST62E60B
4.2 TIMER
The MCU features an on-chip Timer peripheral,
consisting of an 8-bit counter with a 7-bit program-
mable prescaler, giving a maximum count of 2
15
.
Figure 22 shows the Timer Block Diagram. The
the Timer/Counter register, TCR, which can be ad-
dressed in Data space as a RAM location at ad-
dress 0D3h. The state of the 7-bit prescaler can be
read in the PSC register at address 0D2h. The
control logic device is managed in the TSCR reg-
ister as described in the following paragraphs.
The 8-bit counter is decrement by the output (ris-
ing edge) coming from the 7-bit prescaler and can
be loaded and read under program control. When
it decrements to zero then the TMZ (Timer Zero)bit
in the TSCR is set. If the ETI (Enable Timer Inter-
rupt) bit in the TSCR is also set, an interrupt re-
quest is generated. The Timer interrupt can be
used to exit the MCU from WAIT mode.
The prescaler input is the internal frequency (f
INT
)
divided by 12. The prescaler decrements on the
rising edge. Depending on the division factor pro-
grammed by PS2, PS1 and PS0 bits in the TSCR
(see Figure 14), the clock input of the timer/coun-
ter register is multiplexed to different sources. For
division factor 1, the clock input of the prescaler is
also that of timer/counter; for factor 2, bit 0 of the
prescaler register is connected to the clock input of
TCR. This bit changes its state at half the frequen-
cy of the prescaler input clock. For factor 4, bit 1 of
the PSC is connected to the clock input of TCR,
and so forth. The prescaler initialize bit, PSI, in the
TSCR register must be set to allow the prescaler
(and hence the counter) to start. If it is cleared, all
the prescaler bits are set and the counter is inhib-
ited from counting. The prescaler can be loaded
with any value between 0 and 7Fh, if bit PSI is set.
The prescaler tap is selected by means of the
PS2/PS1/PS0 bits in the control register.
Figure 23 illustrates the Timer’s working principle.
Figure 22. Timer Block Diagram
STATUS/CONTROL
REGISTER
8
TMZ ETI
D5
D4
PSI PS2 PS1 PS0
8-BIT
1 OF7
SELECT
INTERRUPT
LINE
/
3
5
4
3
2
1
0
6
PSC
VR02070A
f
INT
b7
b6
b5
b4
b3
b2 b1
b0
8
8
.
12
DATA BUS
.
38
相關PDF資料 |
PDF描述 |
|---|---|
| ST6260BB1 | 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI |
| ST6260BB3 | 20-Bit Bus Transceivers With 3-State Outputs 56-SSOP -40 to 85 |
| ST6260BB6 | 20-Bit Bus Transceivers With 3-State Outputs 56-SSOP -40 to 85 |
| ST6260BM3 | 18-Bit Bus Transceivers With 3-State Outputs 56-SSOP -40 to 85 |
| ST6260BM6 | 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ST62E60BF1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| ST62E60BF1/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| ST62E60C | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI |
| ST62E60CF1 | 功能描述:8位微控制器 -MCU UV EPROM 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| ST62E62 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:EPROM PROGRAMMING BOARDS FOR ST62 MCU FAMILY |
發(fā)布緊急采購，3分鐘左右您將得到回復。