- 您現(xiàn)在的位置：買賣IC網 > PDF目錄382551 > ST6253BB6 (意法半導體) 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI PDF資料下載
參數(shù)資料
| 型號： | ST6253BB6 |
| 廠商： | 意法半導體 |
| 英文描述： | 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI |
| 中文描述： | 8位檢察官辦公室/存儲器與阿微控制器/ D轉換器，自動重加載定時器，EEPROM和的SPI |
| 文件頁數(shù)： | 46/75頁 |
| 文件大小： | 540K |
| 代理商： | ST6253BB6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
46/75
ST62T53B/T60B/T63B ST62E60B
AUTO-RELOAD TIMER
(Cont’d)
AR Status Control Register 1(ARSC1)
Address: D7h
— Read/Write
Bist 7-5 =
PS2-PS0
: Prescaler Division Selection
Bits 2-0. These bits determine the Prescaler divi-
sion ratio. The prescaler itself is not affected by
thesebits.Theprescaler division ratioislisted inthe
following table:
Table 15.. Prescaler Division Ratio Selection
Bit 4 =
D4
: Reserved Must be kept reset.
Bit3-2 =
SL1-SL0
:Timer Input Edge ControlBits 1-
0.These bits control the edge function of the Timer
input pinforexternal synchronization. IfbitSL0isre-
set, edgedetection isdisabled; ifsetedge detection
is enabled. Ifbit SL1isreset,the AR Timer input pin
is rising edge sensitive; if set, it is falling edge sen-
sitive.
Bit 1-0 =
CC1-CC0
: Clock Source Select Bit 1-0.
These bits select theclock source forthe AR Timer
through the AR Multiplexer. The programming of
theclocksources isexplained inthe followingTable
16:
Table 16.. Clock Source Selection.
AR Load Register ARLR
. The ARLR load register
is used to read or write the ARTC counter register
“on the fly” (while it is counting). The ARLR regis-
ter is not affected by system reset.
AR Load Register (ARLR)
Address: DBh
— Read/Write
Bit 7-0 =
D7-D0
: Load Register Data Bits.These
are the load register data bits.
AR Reload/Capture Register
. The ARRC reload/
capture register is used to hold the auto-reload
value which is automatically loaded into the coun-
ter when overflow occurs.
AR Reload/Capture (ARRC)
Address: D9h
—
Read/Write
Bit 7-0 =
D7-D0
: Reload/Capture Data Bits These
are the Reload/Capture register data bits.
AR Compare Register
. The CP compare register
is used to hold the compare value for the compare
function.
AR Compare Register (ARCP)
Address: DAh
— Read/Write
Bit 7-0 =
D7-D0
: Compare Data Bits These are
the Compare register data bits.
7
0
PS2
PS1
PS0
D4
SL1
SL0
CC1
CC0
PS2
0
0
0
0
1
1
1
1
PS1
0
0
1
1
0
0
1
1
PS0
0
1
0
1
0
1
0
1
ARPSC Division Ratio
1
2
4
8
16
32
64
128
SL1
X
0
1
SL0
0
1
1
Edge Detection
Disabled
Rising Edge
Falling Edge
CC1
0
0
1
1
CC0
0
1
0
1
Clock Source
F
int
F
int
Divided by 3
ARTIMin Input Clock
Reserved
7
0
D7
D6
D5
D4
D3
D2
D1
D0
7
0
D7
D6
D5
D4
D3
D2
D1
D0
7
0
D7
D6
D5
D4
D3
D2
D1
D0
46
相關PDF資料 |
PDF描述 |
|---|---|
| ST6253BM3 | 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI |
| ST6253BM1 | DIODE ZENER SINGLE 200mW 13Vz 5mA-Izt 0.022 0.1uA-Ir 10 SOD-323 3K/REEL |
| ST6263BM1 | DIODE ZENER SINGLE 200mW 15Vz 5mA-Izt 0.0218 0.1uA-Ir 11 SOD-323 3K/REEL |
| ST6253CB1 | 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI |
| ST6265BM3 | Replaced by PT78HT205 : 5Vout 2A Wide Input Positive Step-Down ISR 3-SIP MODULE -40 to 85 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ST6253BB6/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| ST6253BM1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI |
| ST6253BM1/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| ST6253BM3 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI |
| ST6253BM3/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。