參數(shù)資料
型號(hào)： ST6245BQ1
廠商： 意法半導(dǎo)體
元件分類： DRAM
英文描述： The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each
中文描述： 該CAT24FC02是一個(gè)2 KB的EEPROM的國(guó)內(nèi)256個(gè)8位每字舉辦的串行CMOS
文件頁(yè)數(shù)： 12/72頁(yè)
文件大?。?/td> 514K
代理商： ST6245BQ1
12/72
ST62T45B/E45B
MEMORY MAP
(Cont’d)
1.3.6
Data
(DRBR)
Address: CBh
RAM/EEPROM
Bank
Register
—
Write only
Bit 7-5 = These bits are not used
Bit 4 -
DRBR4
. This bit, when set, selects RAM
Page 2.
Bit 3 -
DRBR3
. This bit, when set, selects RAM
Page 1.
Bit2. These bits are not used.
Bit 1 -
DRBR1
. This bit, when set, selects
EEPROM Page 1.
Bit 0 -
DRBR0
. This bit, when set, selects
EEPROM Page 0.
The selection of the bank is made by program-
ming the Data RAM Bank Switch register (DRBR
register) located at address CBh of the Data
Space according to Table 1. No more than one
bank should be set at a time.
The DRBR register can be addressed like a RAM
Data Space at the address CBh; nevertheless it is
a write only register that cannot be accessed with
single-bit operations. This register is used to se-
lect the desired 64-byte RAM/EEPROM bank of
the Data Space. The number of banks has to be
loaded in the DRBR register and the instruction
has to point to the selected location as if it was in
bank 0 (from 00h address to 3Fh address).
This register is not cleared during the MCU initial-
ization, therefore it must be written before the first
access to the Data Space bank region. Refer to
the Data Space description for additional informa-
tion. The DRBR register is not modified when an
interrupt or a subroutine occurs.
Notes
:
Care is required when handling the DRBR register
as it is write only. For this reason, it is not allowed
to change the DRBR contents while executing in-
terrupt service routine, as the service routine can-
not save and then restore its previous content. If it
is impossible to avoid the writing of this register in
interrupt service routine, an image of this register
must be saved in a RAM location, and each time
the program writes to DRBR it must write also to
the image register. The image register must be
written first, so if an interrupt occurs between the
two instructions the DRBR is not affected.
In DRBR Register, only 1 bit must be set. Other-
wise two or more pages are enabled in parallel,
producing errors.
Table 4. Data RAM Bank Register Set-up
7
0
-
-
-
DRBR4 DRBR3
-
DRBR1 DRBR0
DRBR
00h
01h
02h
08h
10h
other
ST62T45B/E45B
None
EEPROM Page 0
EEPROM Page 1
Not available
RAM Page 2
Reserved
11
相關(guān)PDF資料
PDF描述
ST62T45B The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each
ST6245BQ6 The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each
ST6263BB6 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI
ST6260BM1 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI
ST62E60B 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST6245BQ1/XXX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
ST6245BQ6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCU WITH LCD DRIVER, EEPROM AND A/D CONVERTER
ST6245BQ6/XXX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
ST6245-P/QFP 功能描述:插座和適配器 ST62 P/QFP Adaptor RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x
ST6245Q1/XX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*