- 您現在的位置：買賣IC網 > PDF目錄382549 > SSTV16857 (Fairchild Semiconductor Corporation) 14-Bit Register with SSTL-2 Compatible I/O and Reset PDF資料下載
參數資料
| 型號： | SSTV16857 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | 14-Bit Register with SSTL-2 Compatible I/O and Reset |
| 中文描述： | 14位注冊的薩里衛(wèi)星技術有限公司- 2兼容的I / O和復位 |
| 文件頁數： | 1/7頁 |
| 文件大?。?/td> | 85K |
| 代理商： | SSTV16857 |
2005 Fairchild Semiconductor Corporation
DS500387
www.fairchildsemi.com
September 2000
Revised June 2005
S
SSTV16857
SSTVN16857
14-Bit Register with SSTL-2 Compatible I/O and Reset
General Description
The SSTV16857 is a 14-bit register designed for use with
184 and 232 pin PC1600, 2100, and 2700 DDR DIMM
applications. The SSTVN16857 is a 14-bit register
designed for use with 184 and 232 pin PC3200 DDR DIMM
applications. These devices have a differential input clock,
SSTL-2 compatible data inputs and a LVCMOS compatible
RESET input. These devices have been designed for com-
pliance with the JEDEC DDR module and register specifi-
cations.
The devices are fabricated on an advanced submicron
CMOS process and are designed to operate at power sup-
plies of less than 3.6V’s.
Features
I
Compliant with DDR-I registered module specifications
I
Operates at 2.5V
r
0.2V V
DD
I
SSTL-2 compatible input and output structure
I
Differential SSTL-2 compatible clock inputs
I
Low power mode when device is reset
I
Industry standard 48 pin TSSOP package
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter
“
X
”
to the ordering code.
Connection Diagram
Pin Descriptions
Truth Table
L
Logic LOW
H
Logic HIGH
X
Don
’
t Care, but not floating unless noted
n
LOW-to-HIGH Clock Transition
p
HIGH-to-LOW Clock Transition
Order Number
SSTV16857MTD
SSTVN16857MTD
(Preliminary)
Package Number
MTD48
MTD48
Package Description
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Pin Name
Q
1
-Q
14
D
1
-D
14
RESET
CK
Description
SSTL-2 Compatible Output
SSTL-2 Compatible Inputs
Asynchronous LVCMOS Reset Input
Positive Master Clock Input
CK
V
REF
V
DDQ
V
DD
Negative Master Clock Input
Voltage Reference Pin for SSTL Level Inputs
Power Supply Voltage for Output Signals
Power Supply Voltage for Inputs
RESET
L
D
n
X or
Floating
L
H
X
X
CK
X or
Floating
CK
X or
Floating
Q
n
L
H
H
H
H
n
p
L
H
Q
n
Q
n
n
p
L
H
H
L
相關PDF資料 |
PDF描述 |
|---|---|
| SSTV16857 | 14-bit SSTL_2 registered driver with differential clock inputs |
| SSTV16857DGV | 14-bit SSTL_2 registered driver with differential clock inputs |
| SSTV16857EV | 14-bit SSTL_2 registered driver with differential clock inputs |
| SSTV16857MTD | Voltage Regulator IC; Output Current:300mA; Output Voltage:5V; Package/Case:8-MSOP; Supply Voltage Max:6V; Current Rating:300mA; Leaded Process Compatible:No; Output Current Max:300mA; Output Voltage Max:5V |
| SSTVN16857 | 14-Bit Register with SSTL-2 Compatible I/O and Reset |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SSTV16857_ZBA30062 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| SSTV16857_ZBA31162 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| SSTV16857ATE-E | 功能描述:IC REGISTER DRVR 14BIT RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:74SSTV 產品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數:14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應商設備封裝:48-TSSOP 包裝:帶卷 (TR) |
| SSTV16857CG | 功能描述:IC REGIST BUFF 14BIT DDR 48TSSOP RoHS:否 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:74SSTV 產品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數:14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應商設備封裝:48-TSSOP 包裝:帶卷 (TR) |
| SSTV16857CGLN | 功能描述:IC REGIST BUFF 14BIT DDR 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:74SSTV 產品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數:14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應商設備封裝:48-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。