- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄382549 > SSTVN16857 (Fairchild Semiconductor Corporation) 14-Bit Register with SSTL-2 Compatible I/O and Reset PDF資料下載
參數(shù)資料
| 型號(hào)： | SSTVN16857 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | 14-Bit Register with SSTL-2 Compatible I/O and Reset |
| 中文描述： | 14位注冊(cè)的薩里衛(wèi)星技術(shù)有限公司- 2兼容的I / O和復(fù)位 |
| 文件頁(yè)數(shù)： | 1/7頁(yè) |
| 文件大?。?/td> | 85K |
| 代理商： | SSTVN16857 |
2005 Fairchild Semiconductor Corporation
DS500387
www.fairchildsemi.com
September 2000
Revised June 2005
S
SSTV16857
SSTVN16857
14-Bit Register with SSTL-2 Compatible I/O and Reset
General Description
The SSTV16857 is a 14-bit register designed for use with
184 and 232 pin PC1600, 2100, and 2700 DDR DIMM
applications. The SSTVN16857 is a 14-bit register
designed for use with 184 and 232 pin PC3200 DDR DIMM
applications. These devices have a differential input clock,
SSTL-2 compatible data inputs and a LVCMOS compatible
RESET input. These devices have been designed for com-
pliance with the JEDEC DDR module and register specifi-
cations.
The devices are fabricated on an advanced submicron
CMOS process and are designed to operate at power sup-
plies of less than 3.6V’s.
Features
I
Compliant with DDR-I registered module specifications
I
Operates at 2.5V
r
0.2V V
DD
I
SSTL-2 compatible input and output structure
I
Differential SSTL-2 compatible clock inputs
I
Low power mode when device is reset
I
Industry standard 48 pin TSSOP package
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter
“
X
”
to the ordering code.
Connection Diagram
Pin Descriptions
Truth Table
L
Logic LOW
H
Logic HIGH
X
Don
’
t Care, but not floating unless noted
n
LOW-to-HIGH Clock Transition
p
HIGH-to-LOW Clock Transition
Order Number
SSTV16857MTD
SSTVN16857MTD
(Preliminary)
Package Number
MTD48
MTD48
Package Description
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Pin Name
Q
1
-Q
14
D
1
-D
14
RESET
CK
Description
SSTL-2 Compatible Output
SSTL-2 Compatible Inputs
Asynchronous LVCMOS Reset Input
Positive Master Clock Input
CK
V
REF
V
DDQ
V
DD
Negative Master Clock Input
Voltage Reference Pin for SSTL Level Inputs
Power Supply Voltage for Output Signals
Power Supply Voltage for Inputs
RESET
L
D
n
X or
Floating
L
H
X
X
CK
X or
Floating
CK
X or
Floating
Q
n
L
H
H
H
H
n
p
L
H
Q
n
Q
n
n
p
L
H
H
L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SSTVN16857MTD | 14-Bit Register with SSTL-2 Compatible I/O and Reset |
| SSU1N50B | 520V N-Channel MOSFET |
| SSR1N50B | 520V N-Channel MOSFET |
| SSU1N60B | 600V N-Channel MOSFET |
| SSR1N60B | 600V N-Channel MOSFET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SSTVN16857MTD | 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:14-Bit Register with SSTL-2 Compatible I/O and Reset |
| SSTVN16859 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:13-bit 1:2 SSTL_2 registered buffer for DDR |
| SSTVN16859BS | 功能描述:寄存器 13BIT 1:2 SSTL2 REG BUF/DDR RoHS:否 制造商:NXP Semiconductors 邏輯類(lèi)型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SSTVN16859BS,118 | 功能描述:寄存器 13BIT 1:2 SSTL2 REG RoHS:否 制造商:NXP Semiconductors 邏輯類(lèi)型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SSTVN16859BS,151 | 功能描述:寄存器 13BIT 1:2 SSTL2 REG RoHS:否 制造商:NXP Semiconductors 邏輯類(lèi)型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。