參數(shù)資料
型號： SSTUA32866EC/G
廠商： NXP SEMICONDUCTORS
元件分類： 鎖存器
英文描述： 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96
封裝： 13.50 X 5.50 MM, 1.05 MM HEIGHT, LEAD FREE, PLASTIC, SOT-536-1, LFBGA-96
文件頁數(shù)： 28/28頁
文件大小： 153K
代理商： SSTUA32866EC/G
SSTUA32866_2
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 26 March 2007
9 of 28
NXP Semiconductors
SSTUA32866
1.8 V DDR2-667 congurable registered buffer with parity
7.1 Function table
[1]
Q0 is the previous state of the associated output.
[1]
PPO0 is the previous state of output PPO; QERR0 is the previous state of output QERR.
[2]
Data inputs = D2, D3, D5, D6, D8 to D25 when C0 = 0 and C1 = 0.
Data inputs = D2, D3, D5, D6, D8 to D14 when C0 = 0 and C1 = 1.
Data inputs = D1 to D6, D8 to D10, D12, D13 when C0 = 1 and C1 = 1.
[3]
PAR_IN arrives one clock cycle (C0 = 0), or two clock cycles (C0 = 1), after the data to which it applies.
[4]
This condition assumes QERR is HIGH at the crossing of CK going HIGH and CK going LOW. If QERR is LOW, it stays latched LOW for
two clock cycles or until RESET is driven LOW.
Table 3.
Function table (each ip-op)
L = LOW voltage level; H = HIGH voltage level; X = don’t care;
↑ = LOW-to-HIGH transition; ↓ = HIGH-to-LOW transition
Inputs
RESET
DCS
CSR
CK
Dn, DODTn,
DCKEn
Qn
QCS
QODT,
QCKE
HL
L
↑↓
LL
L
HL
L
↑↓
HH
L
H
L
L or H
X
Q0
HL
H
↑↓
LL
L
HL
H
↑↓
HH
L
H
L
H
L or H
X
Q0
HH
L
↑↓
LL
H
L
HH
L
↑↓
HH
H
L
L or H
X
Q0
HH
H
↑↓
LQ0
HL
HH
H
↑↓
HQ0
HH
H
L or H
X
Q0
L
X or oating
L
Table 4.
Parity and standby function table
L = LOW voltage level; H = HIGH voltage level; X = don’t care;
↑ = LOW-to-HIGH transition; ↓ = HIGH-to-LOW transition
Inputs
Outputs[1]
RESET
DCS
CSR
CK
∑ of inputs = H
(D1 to D25)
PAR_IN[2]
PPO[3]
QERR[4]
HL
X
↑↓
even
L
H
HL
X
↑↓
odd
L
H
L
HL
X
↑↓
even
H
L
HL
X
↑↓
odd
H
L
H
HH
L
↑↓
even
L
H
HH
L
↑↓
odd
L
H
L
HH
L
↑↓
even
H
L
HH
L
↑↓
odd
H
L
H
HH
H
↑↓
X
PPO0
QERR0
H
X
L or H
X
PPO0
QERR0
L
X or oating
L
H
相關(guān)PDF資料
PDF描述
SSTUA32866EC,557 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96
SSTUA32866EC/G,551 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96
SSTUA32866EC/G,557 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96
SSTUAF32866BHLFT 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
SSTUAF32869AHLFT 32869 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA150
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SSTUA32S865 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.8 V 28-bit 1 : 2 registered buffer with parity for DDR2-667 RDIMM applications
SSTUA32S865BHLF 功能描述:IC REGIST BUFF 25BIT DDR 160BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR)
SSTUA32S865BHLFT 功能描述:IC REGIST BUFF 25BIT DDR 160BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR)
SSTUA32S865ET 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.8 V 28-bit 1 : 2 registered buffer with parity for DDR2-667 RDIMM applications
SSTUA32S865ET,518 功能描述:寄存器 1.8V 28BT REGBUFF/PAR-DDR2-667 RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*