參數(shù)資料
型號(hào)： SSTUA32864EC,557
廠商： NXP SEMICONDUCTORS
元件分類(lèi)： 鎖存器
英文描述： SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
封裝： 13.50 X 5.50 MM, 1.05 MM HEIGHT, PLASTIC, SOT-536-1, LFBGA-96
文件頁(yè)數(shù)： 20/20頁(yè)
文件大小： 117K
代理商： SSTUA32864EC,557
SSTUA32864_2
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 9 March 2007
9 of 20
NXP Semiconductors
SSTUA32864
1.8 V congurable registered buffer for DDR2-667 RDIMM applications
10. Characteristics
Table 6.
Characteristics
Recommended operating conditions; Tamb =0 °Cto+70 °C; all voltages are referenced to GND (ground=0V);
unless otherwise specied.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VOH
HIGH-level output voltage
IOH = 6 mA; VDD = 1.7 V
1.2
-
V
VOL
LOW-level output voltage
IOL = 6 mA; VDD = 1.7 V
-
0.5
V
II
input current
all inputs; VI =VDD or GND; VDD = 2.0 V
5-
+5
A
IDD
supply current
static standby; RESET = GND; IO = 0 mA;
VDD = 2.0 V
--2
mA
static operating; RESET = VDD; IO = 0 mA;
VDD = 2.0 V; VI =VIH(AC) or VIL(AC)
-
40
mA
IDDD
dynamic operating current
per MHz
clock only; RESET = VDD;
VI =VIH(AC) or VIL(AC); CK and CK switching
at 50 % duty cycle. IO = 0 mA; VDD = 2.0 V
-16
-
A
per each data input, 1 : 1 mode;
RESET = VDD; VI =VIH(AC) or VIL(AC);
CK and CK switching at 50 % duty cycle.
One data input switching at half clock
frequency, 50 % duty cycle. IO = 0 mA;
VDD = 2.0 V
-11
-
A
per each data input, 1 : 2 mode;
RESET = VDD; VI =VIH(AC) or VIL(AC);
CK and CK switching at 50 % duty cycle.
One data input switching at half clock
frequency, 50 % duty cycle. IO = 0 mA;
VDD = 2.0 V
-19
-
A
Ci
input capacitance
data inputs, CSR; VI =Vref ± 250 mV;
VDD = 1.8 V
2.5
-
3.5
pF
CK and CK; VICR = 0.9 V; VID = 600 mV;
VDD = 1.8 V
2-
3pF
RESET; VI =VDD or GND; VDD = 1.8 V
2
-
4
pF
相關(guān)PDF資料
PDF描述
SSTUA32866EC/G 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96
SSTUA32866EC,557 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96
SSTUA32866EC/G,551 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96
SSTUA32866EC/G,557 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96
SSTUAF32866BHLFT 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SSTUA32864EG 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:1.8 V configurable registered buffer for DDR2-667 RDIMM applications
SSTUA32866 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-667 RDIMM applications
SSTUA32866BHLF 功能描述:IC REGIST BUFFER 25BIT DDR 96BGA RoHS:是 類(lèi)別:集成電路 (IC) >> 邏輯 - 專(zhuān)用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類(lèi)型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR)
SSTUA32866BHLFT 功能描述:IC REGIST BUFFER 25BIT DDR 96BGA RoHS:是 類(lèi)別:集成電路 (IC) >> 邏輯 - 專(zhuān)用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類(lèi)型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR)
SSTUA32866BHMLF 制造商:Integrated Device Technology Inc 功能描述:REGISTERED BFFR SGL 25-CH CMOS 96TFBGA - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*