參數資料
型號： SST85LP1004A-M-C-LBTE
廠商： SILICON STORAGE TECHNOLOGY INC
元件分類： 存儲控制器/管理單元
英文描述： IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91
封裝： 12 X 24 MM, 1.30 MM HEIGHT, ROHS COMPLIANT, MO-210, LBGA-91
文件頁數： 33/35頁
文件大?。?/td> 892K
代理商： SST85LP1004A-M-C-LBTE
2009 Silicon Storage Technology, Inc.
S71412-02-000
10/09
7
4 GByte NANDrive
SST85LP1004A
Data Sheet
IOWR#
H9
I
I2Z
IOWR#: This is an I/O Write Strobe generated by the host. When Ultra
DMA mode is not active, this signal is used to clock I/O data into
the device.
STOP: When Ultra DMA mode protocol is active, the assertion of this
signal causes the termination of the Ultra DMA burst
IORDY
J4
O
I2Z
IORDY: When Ultra DMA mode DMA Write is not active and the device
is not ready to respond to a data transfer request, this signal is negated
to extend the Host transfer cycle. However, it is never negated by this
controller.
DDMARDY#: When Ultra DMA mode DMA Write is active, this signal is
asserted by the device to indicate that the device is ready to receive
Ultra DMA data-in bursts. The device may negate DDMARDY# to pause
an Ultra DMA transfer.
DSTROBE: When Ultra DMA mode DMA Read is active, this signal is
the data-out strobe generated by the device. Both the rising and falling
edges of DSTROBE cause data to be latched by the host. The device
may stop generating DSTROBE edges to pause an Ultra DMA data-out
burst.
IOCS16#
J8
O
O2
This output signal is asserted low when the device is indicating a word
data transfer cycle.
INTRQ
J2
O
O1
This signal is the active high Interrupt Request to the host.
PDIAG#
K9
I/O
I1U/O1 The Pass Diagnostic signal in the Master/Slave handshake protocol.
DASP#
D9
I/O
I1U/O6 The Drive Active/Slave Present signal in the Master/Slave handshake
protocol.
RESET#
E4
I
I2U
This input pin is the active low hardware reset from the host.
Serial Communication Interface (SCI)
SCIDOUT
D8
O
O4
SCI interface data output
SCIDIN
D7
I
I3U
SCI interface data input
SCICLK
E7
I
I3U
SCI interface clock
Miscellaneous
WP#/PD#
F6
I
I3U
The WP#/PD# pin can be used for either the Write Protect mode or
Power-down mode, but only one mode is active at any time. The Write
Protect or Power-down modes can be selected through the host com-
mand. The Write Protect mode is the factory default setting.
VSS
G4, G6, G7,
K4, K6, K7,
J9
PWR
Ground
VDD
E9, K5,
L5, M2
PWR
VDD (3.3V)
VDDQ
E2, M9
PWR
VDDQ (5V/3.3V) for Host interface
POR#
J7
I
Analog
Input1
Power-on Reset (POR). Active Low
VREG
D2
O
External capacitor pin
Table 1: Pin Assignments (Continued) (2 of 3)
Symbol
Pin No.
Pin
Type
I/O
Type
Name and Functions
91-LBGA
相關PDF資料
PDF描述
SST85LP1004A-M-C-LBTE IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91
SST85LP1004B-M-C-LFTE IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91
SST89C58-33-I-TQJE 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQFP44
SST89E516RD-40-C-QIF 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, QCC40
SST89E516RD2-40-C-NJE 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQCC44
相關代理商/技術參數
參數描述
SST85LP1016B-M-C-FTE 功能描述:閃存 16G NAND 3.3V Commercial RoHS:否 制造商:ON Semiconductor 數據總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel
SST88VP1107 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:All-in-OneMemory
SST88VP1107-80-5C-LBSE 功能描述:組合存儲器 NOR/NAND/PSRAM 80MHz 2.7V Commercial RoHS:否 制造商:Microchip Technology 組織:512 K x 16 電源電壓-最大: 電源電壓-最小: 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:LFBGA-48 封裝:Tray
SST88VP1107-80-5W-LBSE 功能描述:組合存儲器 NOR/NAND/PSRAM 80MHz 2.7V Wireless RoHS:否 制造商:Microchip Technology 組織:512 K x 16 電源電壓-最大: 電源電壓-最小: 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:LFBGA-48 封裝:Tray
SST89C54 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*