- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98142 > SST55LD017D-40-I-TQW (SILICON STORAGE TECHNOLOGY INC) FLASH MEMORY DRIVE CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | SST55LD017D-40-I-TQW |
| 廠商： | SILICON STORAGE TECHNOLOGY INC |
| 元件分類： | 存儲控制器/管理單元 |
| 英文描述： | FLASH MEMORY DRIVE CONTROLLER, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁數(shù)： | 59/59頁 |
| 文件大?。?/td> | 702K |
| 代理商： | SST55LD017D-40-I-TQW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當(dāng)前第59頁
EOL Product Document
ATA Flash Disk Controller
SST55LD017D
9
2006 Silicon Storage Technology, Inc.
S71225-01-EOL
4/06
TABLE
3-1: PIN ASSIGNMENTS (1 OF 3)
Symbol
Pin No. I/O Type1 Name and Functions
Host Side Interface
A2
83
I2D
A[2:0] are used to select one of eight registers in the Task File.
A1
84
A0
85
D15
92
I2D/O4
D[15:0] Data bus
D14
59
D13
57
D12
54
D11
52
D10
100
D9
98
D8
95
D7
93
D6
58
D5
56
D4
53
D3
51
D2
99
D1
97
D0
94
CS1FX#
66
I3U
CS1FX# is the chip select for the task file registers.
CS3FX#
67
I3U
CS3FX# is used to select the Alternate Status register and the Device Control register.
CSEL
61
I1U
This internally pulled-up signal is used to configure this device as a Master or a Slave.
When this pin is grounded, this device is configured as a Master. When the pin is open,
this device is configured as a Slave. The pin setting should remain the same from power-
up to power-down.
IORD#
70
I3U
I/O Read strobe generated by the host
This signal gates I/O data onto the bus from the chip.
IOWR#
73
I3U
The I/O Write strobe pulse is used to clock I/O data into the chip.
IOCS16#
90
O4
This output signal is asserted low when the device is indicating a word data transfer cycle.
INTRQ
65
O2
This signal is the active high Interrupt Request to the host.
PDIAG#
89
I2U/O2
The Pass Diagnostic signal in the Master/Slave handshake protocol.
DASP#
63
I2U/O2
The Drive Active/Slave Present signal in the Master/Slave handshake protocol.
RESET#
81
I4U
This input pin is the active low hardware reset from the host.
WP_PD#
62
I2U
The WP_PD# pin can be used for either the Write-Protect mode or Power-Down mode,
but only one mode is active at any time. The Write-Protect or Power-Down modes can be
selected through the host command. The Write-Protect mode is the factory default setting.
For details, please refer to Section 8.0 and Section 11.2.1.18.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SST55LD019A-45-C-TQPE | FLASH MEMORY DRIVE CONTROLLER, PQFP64 |
| SST55LD019C-45-I-BWE | FLASH MEMORY DRIVE CONTROLLER, PBGA84 |
| SST55LD019B-45-C-TQW | FLASH MEMORY DRIVE CONTROLLER, PQFP100 |
| SST55LD019C-45-C-BWE | FLASH MEMORY DRIVE CONTROLLER, PBGA84 |
| SST55LD019A-45-C-TQP | FLASH MEMORY DRIVE CONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SST55LD019 | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:ATA Flash Disk Controller |
| SST55LD019A | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:ATA Flash Disk Controller |
| SST55LD019A-45-C-BWE | 功能描述:總線收發(fā)器 ATA Media 45MHz 3.3V Commercial RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SST55LD019A-45-C-MVWE | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:ATA Flash Disk Controller |
| SST55LD019A-45-C-TQWE | 功能描述:總線收發(fā)器 ATA Media 45MHz 3.3V Commercial RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。