- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382544 > SPT7850SCN (FAIRCHILD SEMICONDUCTOR CORP) 10-BIT, 20 MSPS, 140 mW A/D CONVERTER PDF資料下載
參數(shù)資料
| 型號(hào)： | SPT7850SCN |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | 10-BIT, 20 MSPS, 140 mW A/D CONVERTER |
| 中文描述： | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDIP28 |
| 封裝： | 0.300 INCH, SKINNY, PLASTIC, DIP-28 |
| 文件頁(yè)數(shù)： | 8/13頁(yè) |
| 文件大?。?/td> | 97K |
| 代理商： | SPT7850SCN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
8
6/15/01
SPT7850
Table II
–
Clock Cycles
Clock
1
2
3
4
5-15
16
Operation
Reference zero sampling
Auto-zero comparison
Auto-calibrate comparison
Input sample
11-bit SAR conversion
Data transfer
The 16-phase clock, which is derived from the input clock,
synchronizes these events. The timing signals for adjacent
ADC sections are shifted by two clock cycles so that the
analog input is sampled on every other cycle of the input
clock by exactly one ADC section. After 16 clock periods,
the timing cycle repeats. The sample rate for the configu-
ration is one-half of the clock rate; e.g., for a 40 MHz clock
rate, the input sample rate is 20 MHz. The latency from
analog input sample to the corresponding digital output is
12 clock cycles.
Since only eight comparators are used, a huge power
savings is realized.
The auto-zero operation is done using a closed loop
system that uses multiple samples of the comparators
’
response to a reference zero.
The auto-calibrate operation, which calibrates the gain
of the MSB reference and the LSB reference, is also
done with a closed loop system. Multiple samples of the
gain error are integrated to produce a calibration volt-
age for each ADC section.
Capacitive displacement currents, which can induce
sampling error, are minimized since only one compara-
tor samples the input during a clock cycle.
The total input capacitance is very low since sections of
the converter that are not sampling the signal are iso-
lated from the input by transmission gates.
VOLTAGE REFERENCE
The SPT7850 requires the use of a single external voltage
reference for driving the high side of the reference ladder.
It must be within the range of 3 V to 5 V. The lower side of
the ladder is typically tied to AGND (0.0 V), but can be run
up to 2.0 V with a second reference. The analog input volt-
age range will track the total voltage difference measured
between the ladder sense lines, V
RHS
and V
RLS
.
Force and sense taps are provided to ensure accurate
and stable setting of the upper and lower ladder sense line
voltages across part-to-part and temperature variations.
By using the configuration shown in figure 3, offset and
gain errors of less than ±2 LSB can be obtained.
In cases where wider variations in offset and gain can be
tolerated, V
REF
can be tied directly to V
RHF
, and AGND can
be tied directly to V
RLF
as shown in figure 4. Decouple
force and sense lines to AGND with a .01 μF capacitor
(chip cap preferred) to minimize high-frequency noise in-
jection. If this simplified configuration is used, the following
considerations should be taken into account.
The reference ladder circuit shown in figure 4 is a simpli-
fied representation of the actual reference ladder with
force and sense taps shown. Due to the actual internal
structure of the ladder, the voltage drop from V
RHF
to V
RHS
is not equivalent to the voltage drop from V
RLF
to V
RLS
.
Figure 3
–
Ladder Force/Sense Circuit
5*
&
&
'*
A
F
"" 7 = +C+B
A
F
Figure 4
–
Reference Ladder
#
#
<4+
"" 7 = +C+B
/970
&
/5*0
+C+
&
/+C+$20
/A4C.0
A3C+
"
%
$2
.+
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SPT7850SCT | 10-BIT, 20 MSPS, 140 mW A/D CONVERTER |
| SPT7850SIS | 10-BIT, 20 MSPS, 140 mW A/D CONVERTER |
| SPT7850 | 10-BIT, 20 MSPS, 140 mW A/D CONVERTER |
| SPT7852SCT | DUAL 10-BIT, 20 MSPS, 160 mW A/D CONVERTER |
| SPT7852 | DUAL 10-BIT, 20 MSPS, 160 mW A/D CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPT7850SCT | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:10-BIT, 20 MSPS, 140 mW A/D CONVERTER |
| SPT7850SIS | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:10-BIT, 20 MSPS, 140 mW A/D CONVERTER |
| SPT7851 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10-BIT, 20 MSPS, 79 mW A/D CONVERTER |
| SPT7851SCT | 功能描述:直流/直流開(kāi)關(guān)轉(zhuǎn)換器 RoHS:否 制造商:STMicroelectronics 最大輸入電壓:4.5 V 開(kāi)關(guān)頻率:1.5 MHz 輸出電壓:4.6 V 輸出電流:250 mA 輸出端數(shù)量:2 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT |
| SPT7851SIT | 功能描述:直流/直流開(kāi)關(guān)轉(zhuǎn)換器 RoHS:否 制造商:STMicroelectronics 最大輸入電壓:4.5 V 開(kāi)關(guān)頻率:1.5 MHz 輸出電壓:4.6 V 輸出電流:250 mA 輸出端數(shù)量:2 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。