參數(shù)資料
型號(hào)： SPL505YC264ATT
元件分類(lèi)： 時(shí)鐘產(chǎn)生/分配
英文描述： PROC SPECIFIC CLOCK GENERATOR, PDSO64
封裝： 6 X 17 MM, LEAD FREE, MO-153, TSSOP-64
文件頁(yè)數(shù)： 2/27頁(yè)
文件大?。?/td> 314K
代理商： SPL505YC264ATT
SPL505YC264BT
Rev 1.4 May 21, 2007
Page 10 of 27
7
0
PCIF0_STP_CTRL
Allows control of PCIF0 with assertion of PCI_STOP#
0 = Free running PCIF, 1 = Stopped with PCI_STOP#
6
HW_Pin
TME_STRAP
Trusted mode enable strap status, 0 = normal, 1 = no overclocking
5
1
REF_DSC1
REF drive strength control, See Byte 18 for more setting
0 = Low, 1 = High
4
0
TEST_MODE_SEL
Mode select either REF/N or tri-state
0 = All output tri-state, 1 = All output REF/N
3
0
TEST_MODE_ENTRY
Allow entry into test mode
0=Normal operation, 1=Enter test mode
2
1
IO_VOUT2
IO_VOUT[2,1,0]
000 = 0.3V
001 = 0.4V
010 = 0.5V
011 = 0.6V
100 = 0.7V
101 = 0.8V, Default
110 = 0.9V
111 = 1.0V
1
0
IO_VOUT1
0
1
IO_VOUT0
Byte 9 Control Register 9
Byte 10 Control Register 10
Bit
@Pup
Name
Description
7
HW
SRC5_EN_STRAP
Read only bit for SRC5_EN_STRAP
0 = CPU/PCI_STOP enabled, 1 = SRC5 pair enabled
6
1
PLL3_EN
PLL3 Enabled
0 = PLL3 disabled, 1 = PLL3 enabled
5
1
PLL2_EN
PLL2 Enabled
0 = PLL2 disabled, 1 = PLL2 enabled
4
1
SRC_DIV_EN
SRC Divider Enabled
0 = SRC Divider disabled, 1 = SRC Divider enabled
3
1
PCI_DIV_EN
PCI Divider Enabled
0 = PCI Divider disabled, 1 = PCI Divider enabled
2
1
CPU_DIV_EN
CPU Divider Enabled
0 = CPU Divider disabled, 1 = CPU Divider enabled
1
CPU1_STP_CRTL
Allow control of CPU1 with assertion of CPU_STOP#
0 = Free running, 1 = Stopped with CPU_STOP#
0
1
CPU0_STP_CRTL
Allow control of CPU0 with assertion of CPU_STOP#
0 = Free running, 1 = Stopped with CPU_STOP#
Byte 11 Control Register 11
Bit
@Pup
Name
Description
7
HW
PCI3_CFG1
6
HW
PCI3_CFG0
5
0
25MHz_EN_SE1
25MHz Output Enabled applies to Powerdown / M1
(Only applies when PCI3/CGFG0 strap is set high to enter HW mode 3)
0 = 25MHz disabled in Powerdown / M1
1 = 25MHz enabled in Powerdown / M1; Sticky 1
4
1
RESERVED
Output
SSC
Output
SSC
Output
SSC
0
0 -Def
CPU / SRC / PCI33
Down
USB
NA
--
0
1
CPU
Down
USB
NA
SRC/PCI33
Down
1
0
2
CPU
Center
USB
NA
SRC/PCI33
Down
1
3
CPU
Center
USB/25M
NA
SRC/PCI33
Down
PLL2
PLL3
PCI3/
CGF1
PCI3/
CGF0
Mode
PLL1
相關(guān)PDF資料
PDF描述
SPL505YC264BT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64
SPL505YC264BT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64
SPW08F0D SINGLE COLOR LED, PURE WHITE, 3.5 mm
SSC-SFT825N-S TRIPLE COLOR LED, RED/GREEN/BLUE, 2.4 mm
SSI32C452-CP 20 Mbps, ST506; ST412; ST412HP; SA100 COMPATIBLE, FIXED DISK CONTROLLER, PDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPL505YC264BT 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 CK505 v0.85 RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
SPL505YC264BTT 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 CK505 v0.85 RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
SPL5100PT 制造商:CHENMKO 制造商全稱:Chenmko Enterprise Co. Ltd. 功能描述:SCHOTTKY BARRIER RECTIFIER
SPL520LLPT 制造商:CHENMKO 制造商全稱:Chenmko Enterprise Co. Ltd. 功能描述:SCHOTTKY BARRIER RECTIFIER
SPL53-1024 制造商:Power-One 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*