
SP98608
4
FT (Feedthrough)
The FT input allows both transparent or latched data
inputs. When open circuits this pin will self bias to -2V and
the data will be retained by the input latch for one half clock
cycle.
When the FT input is connected to 0V the input latch will
be transparent. In this mode, it is essential that the input
data has low time skew (<100ps) to avoid output glitches.
Multiplying Mode
Multiplying operation of the DAC is available in two
modes: either a voltage applied in place of the internal
reference, or a current supplied via the current set pin.
Voltage
Multiplying.
The
transfer
function
is
approximately: IOUT (Full Scale) = 4 x VIN/RSET. While this
mode offers the best linearity of operation, the frequency
response limitations mean that the maximum usable
bandwidth is limited to approximately 50MHz.
Current Multiplying. A circuit for using the DAC in
current multiplying mode is shown in Fig. 4. The transfer
function is approximately; IOUT (Full Scale) = 4 x IIN. In this
mode the current setting loop amplier is not used.
The operational bandwidth of the current input to -3dB is
at least 320MHz.
A 1V output is obtained into 25 ohm when a current of
approximately 11mA is fed into pin 1 and the input code is
selected for full output current.
Output Compliance
Using the SP98608 with a load resistor not referred to
ground, allows a larger output swing than the conventional
connection of Fig. 3. Connecting analog ground and the
current-setting resistor RSET to the load return supply
ensures that the scale factor of the output is independent of
the load.
Extending the compliance beyond +1V may cause slight
degradation of linearity; +3V should be considered an
absolute maximum.
Fig.4 Current multiplying mode
Fig.5 Timing diagram - latched mode