參數(shù)資料
型號(hào): SNJ54LV74AJ
廠商: TEXAS INSTRUMENTS INC
元件分類: 鎖存器
英文描述: LV/LV-A/LVX/H SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14
封裝: CERAMIC, DIP-14
文件頁數(shù): 17/22頁
文件大?。?/td> 808K
代理商: SNJ54LV74AJ
SN54LV74A, SN74LV74A
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SCLS381L AUGUST 1997 REVISED APRIL 2005
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
recommended operating conditions (see Note 5)
SN54LV74A
SN74LV74A
UNIT
MIN
MAX
MIN
MAX
UNIT
VCC
Supply voltage
2
5.5
2
5.5
V
VCC = 2 V
1.5
V
High level input voltage
VCC = 2.3 V to 2.7 V
VCC × 0.7
V
VIH
High-level input voltage
VCC = 3 V to 3.6 V
VCC × 0.7
V
VCC = 4.5 V to 5.5 V
VCC × 0.7
VCC = 2 V
0.5
V
Low level input voltage
VCC = 2.3 V to 2.7 V
VCC × 0.3
V
VIL
Low-level input voltage
VCC = 3 V to 3.6 V
VCC × 0.3
V
VCC = 4.5 V to 5.5 V
VCC × 0.3
VI
Input voltage
0
5.5
0
5.5
V
VO
Output voltage
0
VCC
0
VCC
V
VCC = 2 V
50
μA
I
High level output current
VCC = 2.3 V to 2.7 V
2
IOH
High-level output current
VCC = 3 V to 3.6 V
6
mA
VCC = 4.5 V to 5.5 V
12
mA
VCC = 2 V
50
μA
I
Low level output current
VCC = 2.3 V to 2.7 V
2
IOL
Low-level output current
VCC = 3 V to 3.6 V
6
mA
VCC = 4.5 V to 5.5 V
12
mA
VCC = 2.3 V to 2.7 V
200
Δt/Δv
Input transition rise or fall rate
VCC = 3 V to 3.6 V
100
ns/V
Δt/Δv
Input transition rise or fall rate
VCC = 4.5 V to 5.5 V
20
ns/V
TA
Operating free-air temperature
55
125
40
85
°C
NOTE 5: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
V
SN54LV74A
SN74LV74A
UNIT
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
MIN
TYP
MAX
UNIT
IOH = 50 μA
2 V to 5.5 V
VCC0.1
V
IOH = 2 mA
2.3 V
2
V
VOH
IOH = 6 mA
3 V
2.48
V
IOH = 12 mA
4.5 V
3.8
IOL = 50 μA
2 V to 5.5 V
0.1
V
IOL = 2 mA
2.3 V
0.4
V
VOL
IOL = 6 mA
3 V
0.44
V
IOL = 12 mA
4.5 V
0.55
II
VI = 5.5 V or GND
0 to 5.5 V
±1
μA
ICC
VI = VCC or GND,
IO = 0
5.5 V
20
μA
Ioff
VI or VO = 0 to 5.5 V
0
5
μA
C
V =VCC or GND
3.3 V
2
pF
Ci
VI = VCC or GND
5 V
2
pF
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
相關(guān)PDF資料
PDF描述
SN74LV74APWE4 LV/LV-A/LVX/H SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14
SN74LV74ADRG4 LV/LV-A/LVX/H SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14
SN74LV74APWRE4 LV/LV-A/LVX/H SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14
SN74LV8153NE4 LV/LV-A/LVX/H SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP20
SN74LV8153PWRG4 LV/LV-A/LVX/H SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SNJ54LVC00AFK 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-NAND GATE
SNJ54LVC00AJ 制造商:Texas Instruments 功能描述:5962-9753301QCA, QUAD 2-IN POS-NAND GATE - Rail/Tube
SNJ54LVC00AW 制造商:Texas Instruments 功能描述:
SNJ54LVC02AFK 制造商:Texas Instruments 功能描述:
SNJ54LVC02AW 制造商:Texas Instruments 功能描述:NOR Gate 4-Element 2-IN CMOS 14-Pin CFPAK Tube