參數(shù)資料
型號(hào): SN74SSTVF32852KR
廠商: TEXAS INSTRUMENTS INC
元件分類: 鎖存器
英文描述: SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA114
封裝: PLASTIC, BGA-114
文件頁(yè)數(shù): 9/13頁(yè)
文件大?。?/td> 442K
代理商: SN74SSTVF32852KR
SN74SSTVF32852
24-BIT TO 48-BIT REGISTERED BUFFER
WITH SSTL_2 INPUTS AND OUTPUTS
SCES426A – FEBRUARY 2003 – REVISED MARCH 2003
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics for PC3200 over recommended operating free-air temperature range
(unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
UNIT
VIK
II = –18 mA
2.5 V
–1.2
V
VOH
IOH = –100 A
2.5 V to 2.7 V
VDDQ–0.2
V
VOH
IOH = –8 mA
2.5 V
1.95
V
VOL
IOL = 100 A
2.5 V to 2.7 V
0.2
V
VOL
IOL = 8 mA
2.5 V
0.35
V
II
All inputs
VI = VCC or GND
2.7 V
±5
A
ICC
Static standby
RESET = GND
IO =0
27 V
10
A
ICC
Static operating
RESET = VCC, VI = VIH(AC) or VIL(AC)
IO = 0
2.7 V
35
mA
Dynamic operating –
clock only
RESET = VCC, VI = VIH(AC) or VIL(AC),
CLK and CLK switching 50% duty cycle
38
A/
MHz
ICCD
Dynamic operating –
per each data input
RESET = VCC, VI = VIH(AC) or VIL(AC),
CLK and CLK switching 50% duty cycle,
One data input switching at one-half
clock frequency, 50% duty cycle
IO = 0
2.6 V
7
A/
clock
MHz/
D input
Data inputs
VI = VREF ± 310 mV
2.8
3.3
3.8
Ci
CLK, CLK
VICR = 1.25 V, VI(PP) = 360mV
2.6 V
2.5
3
3.5
pF
RESET
VI = VCC or GND
3
4
4.5
For this test condition, VDDQ always is equal to VCC.
All typical values are at VCC = 2.6 V, TA = 25°C.
timing requirements over recommended operating free-air temperature range (unless otherwise
noted) (see Figure 1)
VCC = 2.5 V
± 0.2 V
VCC = 2.6 V
± 0.1 V
UNIT
MIN
MAX
MIN
MAX
fclock
Clock frequency
500
MHz
tw
Pulse duration, CLK, CLK high or low
1
ns
tact
Differential inputs active time (see Note 5)
22
ns
tinact
Differential inputs inactive time (see Note 6)
22
ns
t
Setup time
Fast slew rate (see Notes 7 and 9)
Dt bf
CLK
↑ CLK↓
0.75
ns
tsu
Setup time
Slow slew rate (see Notes 8 and 9)
Data before CLK
↑, CLK↓
0.9
ns
th
Hold time
Fast slew rate (see Notes 7 and 9)
Data after CLK
↑ CLK↓
0.75
ns
th
Hold time
Slow slew rate (see Notes 8 and 9)
Data after CLK
↑, CLK↓
0.9
ns
For this test condition, VDDQ always is equal to VCC.
NOTES:
5. VREF must be held at a valid input level and data inputs must be held low for a minimum time of tact max, after RESET is taken high.
6. VREF, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of tinact max, after RESET is taken
low.
7. For data signal input slew rate
≥1 V/ns.
8. For data signal input slew rate
≥0.5 V/ns and <1 V/ns.
9. CLK, CLK signals input slew rates are
≥1 V/ns.
相關(guān)PDF資料
PDF描述
SN74TVC3010DBQ SPECIALTY LOGIC CIRCUIT, PDSO24
SN7ALS1035D ALS SERIES, HEX 1-INPUT NON-INVERT GATE, PDSO14
SNJ54ALS1035FK ALS SERIES, HEX 1-INPUT NON-INVERT GATE, CQCC20
SNC5410J TTL/H/L SERIES, TRIPLE 3-INPUT NAND GATE, CDIP14
SNC54148J TTL/H/L SERIES, 8-BIT ENCODER, INVERTED OUTPUT, CDIP16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74STV16857DGGRG4 功能描述:寄存器 14B Registered Buffer RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube
SN74TVC16222ADGGR 功能描述:數(shù)字總線開關(guān) IC DUAL BUFFER GATE RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:24 傳播延遲時(shí)間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel
SN74TVC16222ADGVR 功能描述:數(shù)字總線開關(guān) IC DUAL BUFFER GATE RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:24 傳播延遲時(shí)間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel
SN74TVC16222ADL 功能描述:數(shù)字總線開關(guān) IC 22-BIT VOLTAGE CLAMP RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:24 傳播延遲時(shí)間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel
SN74TVC16222ADLG4 功能描述:數(shù)字總線開關(guān) IC 22-BIT VOLTAGE CLAMP RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:24 傳播延遲時(shí)間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel