- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98088 > SN74LV165APWLE (TEXAS INSTRUMENTS INC) LV/LV-A/LVX/H SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, PDSO16 PDF資料下載
參數(shù)資料
| 型號： | SN74LV165APWLE |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 計(jì)數(shù)移位寄存器 |
| 英文描述： | LV/LV-A/LVX/H SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, PDSO16 |
| 封裝： | TSSOP-16 |
| 文件頁數(shù)： | 11/11頁 |
| 文件大?。?/td> | 210K |
| 代理商： | SN74LV165APWLE |
SN74LV165A, Parallel-Load 8-Bit Shift Registers
DEVICE STATUS: ACTIVE
l
EPICTM
(Enhanced-Performance Implanted CMOS) Process
l
2-V to 5.5-V V
CC
Operation
l Support Mixed-Mode Voltage Operation on All Ports
l
Latch-Up Performance Exceeds 250 mA Per JESD 17
l
ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using
Machine Model (C = 200 pF, R = 0)
l
Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin
Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat
(W) Packages, Chip Carriers (FK), and DIPs (J)
EPIC is a trademark of Texas Instruments.
The 'LV165A devices are parallel-load, 8-bit shift registers designed for 2-V to 5.5-V V
CC
operation.
When the device is clocked, data is shifted toward the serial output Q
H. Parallel-in access to
each stage is provided by eight individual direct data inputs that are enabled by a low level at
the shift/load (SH/LD\) input. The 'LV165A devices feature a clock inhibit function and a
complemented serial output Q\
H
.
Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD\ is
held high and clock inhibit (CLK INH) is held low.
Products
Development Tools
Applications
Search
PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS |
PRICING/AVAILABILITY | SAMPLES |
APPLICATION NOTES | RELATED DOCUMENTS |
MODELS
PRODUCT SUPPORT: TRAINING
PARAMETER NAME SN74LV165A
Voltage Nodes (V) 5, 3.3, 2.5
FEATURES
Back to Top
DESCRIPTION
Back to Top
1 of 3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54LV174AFK | LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20 |
| SN74LV174ADBLE | LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16 |
| SN54LV221AW | LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, CDFP16 |
| SN54LV221AJ | LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, CDIP16 |
| SN74LV221ADBLE | LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74LV165APWR | 功能描述:計(jì)數(shù)器移位寄存器 8-Bit Parallel Load RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| SN74LV165APWRE4 | 功能描述:計(jì)數(shù)器移位寄存器 Parallel-Load 8-Bit Shift Register RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| SN74LV165APWRG3 | 功能描述:寄存器 Parallel-Load 8B Shift Reg RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SN74LV165APWRG4 | 功能描述:計(jì)數(shù)器移位寄存器 Parallel-Load 8-Bit Shift Register RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| SN74LV165APWT | 功能描述:計(jì)數(shù)器移位寄存器 Parallel-Load 8-Bit Shift Register RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。