參數(shù)資料
型號： SN74LV165APWLE
廠商： TEXAS INSTRUMENTS INC
元件分類： 計數(shù)移位寄存器
英文描述： LV/LV-A/LVX/H SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, PDSO16
封裝： TSSOP-16
文件頁數(shù)： 7/11頁
文件大小： 210K
代理商： SN74LV165APWLE
SN54LV165A, SN74LV165A
PARALLEL-LOAD 8-BIT SHIFT REGISTERS
SCLS402C – APRIL 1998 – REVISED MAY 2000
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range, VCC = 2.5 V ± 0.2 V
(unless otherwise noted) (see Figure 1)
TA = 25°C
SN54LV165A
SN74LV165A
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
t
Pulse duration
CLK high or low
8.5
9
ns
tw
Pulse duration
SH/LD low
11
13
ns
SH/LD high before CLK
↑
7
8.5
t
Setup time
SER before CLK
↑
8.5
9.5
ns
tsu
Setup time
CLK INH before CLK
↑
7
ns
Data before SH/LD
↑
11.5
12
SER data after CLK
↑
–1
0
th
Hold time
Parallel data after SH/LD
↑
0
0.5
ns
SH/LD high after CLK
↑
0
timing requirements over recommended operating free-air temperature range, VCC = 3.3 V ± 0.3 V
(unless otherwise noted) (see Figure 1)
TA = 25°C
SN54LV165A
SN74LV165A
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
t
Pulse duration
CLK high or low
6
7
ns
tw
Pulse duration
SH/LD low
7.5
9
ns
SH/LD high before CLK
↑
5
6
t
Setup time
SER before CLK
↑
5
6
ns
tsu
Setup time
CLK INH before CLK
↑
5
ns
Data before SH/LD
↑
7.5
8.5
SER data after CLK
↑
0
th
Hold time
Parallel data after SH/LD
↑
0.5
ns
SH/LD high after CLK
↑
0
timing requirements over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V
(unless otherwise noted) (see Figure 1)
TA = 25°C
SN54LV165A
SN74LV165A
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
t
Pulse duration
CLK high or low
4
ns
tw
Pulse duration
SH/LD low
5
6
ns
SH/LD high before CLK
↑
4
t
Setup time
SER before CLK
↑
4
ns
tsu
Setup time
CLK INH before CLK
↑
3.5
ns
Data before SH/LD
↑
5
SER data after CLK
↑
0.5
th
Hold time
Parallel data after SH/LD
↑
1
ns
SH/LD high after CLK
↑
0.5
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
相關(guān)PDF資料
PDF描述
SN54LV174AFK LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20
SN74LV174ADBLE LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16
SN54LV221AW LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, CDFP16
SN54LV221AJ LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, CDIP16
SN74LV221ADBLE LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74LV165APWR 功能描述:計數(shù)器移位寄存器 8-Bit Parallel Load RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
SN74LV165APWRE4 功能描述:計數(shù)器移位寄存器 Parallel-Load 8-Bit Shift Register RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
SN74LV165APWRG3 功能描述:寄存器 Parallel-Load 8B Shift Reg RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube
SN74LV165APWRG4 功能描述:計數(shù)器移位寄存器 Parallel-Load 8-Bit Shift Register RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
SN74LV165APWT 功能描述:計數(shù)器移位寄存器 Parallel-Load 8-Bit Shift Register RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*