
Product Folder: SN74LVTH646, 3.3-V ABT Octal Bus Transceivers And Registers With 3-State Outputs
SN74LVTH646, 3.3-V ABT Octal Bus Transceivers And Registers With 3-State Outputs
DEVICE STATUS: ACTIVE
PARAMETER NAME SN74LVTH646
Voltage Nodes (V) 3.3, 2.7
FEATURES
q
State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
q
Ioff and Power-Up 3-State Support Hot Insertion
q
Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
q
Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
q
Support Unregulated Battery Operation Down to 2.7 V
q
Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C
q
Latch-Up Performance Exceeds 500 mA Per JESD 17
q
ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
q
Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Thin Very Small-Outline (DGV) Packages, Ceramic Chip Carriers (FK),
Ceramic Flat (W) Package, and Ceramic (JT) DIPs
DESCRIPTION
These bus transceivers and registers are designed specifically for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.
The 'LVTH646 devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal
registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-
management functions that can be performed with the 'LVTH646.
Output-enable (OE\) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either
register or in both.
The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus receives data when OE\ is low. In the
isolation mode (OE\ high), A data can be stored in one register and/or B data can be stored in the other register.
When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
When VCC is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE\ should be tied to
VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices
when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.
The SN54LVTH646 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVTH646 is characterized for operation from -40°C to 85°C.
file:///H|/imaging/BITTING/cpl/20020930_1/09272002_10/TXII/09272002_HTML/sn74lvth646.html (1 of 3) [Oct-05-2002 12:00:31 PM]