參數(shù)資料
型號(hào): SN54AHC125FK
廠商: Texas Instruments, Inc.
英文描述: QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
中文描述: 翻兩番總線緩沖器門,三態(tài)輸出
文件頁(yè)數(shù): 13/19頁(yè)
文件大?。?/td> 650K
代理商: SN54AHC125FK
MECHANICAL DATA
MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
DGV (R-PDSO-G**)
PLASTIC SMALL-OUTLINE
24 PINS SHOWN
14
3,70
3,50
4,90
5,10
20
DIM
PINS **
4073251/E 08/00
1,20 MAX
Seating Plane
0,05
0,15
0,25
0,50
0,75
0,23
0,13
1
12
24
13
4,30
4,50
0,16 NOM
Gage Plane
A
7,90
7,70
38
24
16
4,90
5,10
3,70
3,50
A MAX
A MIN
6,60
6,20
11,20
11,40
56
9,60
9,80
48
0,08
M
0,07
0,40
0
°
–8
°
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
D. Falls within JEDEC: 24/48 Pins – MO-153
14/16/20/56 Pins – MO-194
相關(guān)PDF資料
PDF描述
SN74AHC125DGV Ceramic Chip Capacitors / MIL-PRF-55681; Capacitance [nom]: 820pF; Working Voltage (Vdc)[max]: 100V; Capacitance Tolerance: +/-20%; Dielectric: Multilayer Ceramic; Temperature Coefficient: X7R (BX); Lead Style: Surface Mount Chip; Lead Dimensions: 0805; Termination: Sn60 Coated; Body Dimensions: 0.080" x 0.050" x 0.055"; Container: Bag; Features: MIL-PRF-55681: S Failure Rate
SN74AHC125DB QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC125J QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC125W QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN54AHC125J 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC125W 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC126 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC126_07 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC126_08 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS