- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365626 > SN54AHC123AW (Texas Instruments, Inc.) DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS PDF資料下載
參數(shù)資料
| 型號： | SN54AHC123AW |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS |
| 中文描述： | 雙RETRIGGERABLE單穩(wěn)態(tài)多頻振蕩器 |
| 文件頁數(shù)： | 10/23頁 |
| 文件大?。?/td> | 598K |
| 代理商： | SN54AHC123AW |
SN54AHC123A, SN74AHC123A
DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS
SCLS352G
–
JULY 1997
–
REVISED APRIL 2003
10
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
retriggering data
The minimum input retriggering time (t
MIR
) is the minimum time required after the initial signal before retriggering
the input. After t
MIR
, the device retriggers the output. Experimentally, it also can be shown that to retrigger the
output pulse, the two adjacent input signals should be t
MIR
apart, where t
MIR
= 0.30
×
t
w
. The retrigger pulse
duration is calculated as shown in Figure 3.
tMIR
tRT
tw
tPLH
Input
Output
tRT = tw + tPLH = (K
×
RT
×
CT) + tPLH
Where:
tMIR= Minimum Input Retriggering Time
tPLH= Propagation Delay
tRT
= Retrigger Time
tw
= Output Pulse Duration Before Retriggering
Figure 3. Retrigger Pulse Duration
The minimum value from the end of the input pulse to the beginning of the retriggered output should be
approximately 15 ns to ensure a retriggered output (see Figure 4).
Input
Output
tMRT= Minimum Time Between the End of the Second Input Pulse and the Beginning of the Retriggered Output
tMRT= 15 ns
tMRT
Figure 4. Input/Output Requirements
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74AHC123ADGV | DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS |
| SN74AHC123APW | DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS |
| SN54AHC125FK | QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS |
| SN74AHC125DGV | Ceramic Chip Capacitors / MIL-PRF-55681; Capacitance [nom]: 820pF; Working Voltage (Vdc)[max]: 100V; Capacitance Tolerance: +/-20%; Dielectric: Multilayer Ceramic; Temperature Coefficient: X7R (BX); Lead Style: Surface Mount Chip; Lead Dimensions: 0805; Termination: Sn60 Coated; Body Dimensions: 0.080" x 0.050" x 0.055"; Container: Bag; Features: MIL-PRF-55681: S Failure Rate |
| SN74AHC125DB | QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54AHC125 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS |
| SN54AHC125_07 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS |
| SN54AHC125_10 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS |
| SN54AHC125FK | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS |
| SN54AHC125J | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。