參數(shù)資料
型號(hào): SMS47
廠商: Summit Microelectronics, Inc.
英文描述: Quad Programmable Precision Cascade Sequencer and Supervisory Controller
中文描述: 四可編程精密級(jí)聯(lián)序列和監(jiān)督控制器
文件頁(yè)數(shù): 13/19頁(yè)
文件大?。?/td> 923K
代理商: SMS47
13
2087 1.0 04/11/05
SMS47
SUMMIT MICROELECTRONICS, Inc.
Preliminary Information
Table 10. I
2
C Operating Characteristics
Figure 9. I
2
C Operating Characteristics
I
2
C PROGRAMMING INFORMATION
Note (1): These values are guaranteed by design.
CONFIGURATION REGISTER OPERATION
Data for the configuration registers is read and written via
the I
2
C industry standard two-wire interface. The bus was
designed for two-way, two-line serial communication be-
tween different integrated circuits. The two lines are a
serial data line (SDA) and a serial clock line (SCL). The
SDA line must be connected to a positive supply by a pull-
up resistor, located somewhere on the bus. See Operating
Characteristics: Table 10 and Figure 9 below.
Input Data Protocol
The protocol defines any device that sends data onto the
bus as a transmitter and any device that receives data as
a receiver. The device controlling data transmission is
called the Master and the controlled device is called the
Slave. In all cases the SMS47 will be a Slave device, since
it never initiates any data transfers.
One data bit is transferred during each clock pulse. The
data on the SDA line must remain stable during clock high
time because changes on the data line while SCL is high
will be interpreted as start or stop condition.
tF
tR
tLOW
tHIGH
tHD:STA
tSU:STA
tBUF
tDH
tHD:DAT
tSU:DAT
tSU:STO
SCL
SDA In
SDA Out
tAA
2047 Fig09
l
b
m
y
S
r
e
m
a
r
a
P
s
n
o
n
o
C
N
I
M
P
Y
T
X
A
M
s
U
f
L
C
S
y
c
n
e
u
q
e
k
c
o
L
C
S
0
0
0
1
z
H
k
t
W
O
L
d
o
p
w
o
k
c
o
C
7
s
μ
t
H
G
I
H
d
o
p
h
g
k
c
o
C
0
s
μ
t
F
U
B
t
)
e
m
i
e
e
s
u
B
n
o
s
m
s
n
a
w
e
n
e
B
7
s
μ
A
T
S
:
U
S
e
m
i
p
u
s
n
o
n
o
c
t
S
7
s
μ
t
A
T
S
:
D
H
e
m
i
d
h
n
o
n
o
c
t
S
0
s
μ
t
O
T
S
:
U
S
e
m
i
p
u
s
n
o
n
o
c
p
o
S
7
s
μ
t
A
A
t
D
t
R
t
F
t
S
t
H
I
t
p
o
d
v
o
e
g
d
e
k
c
o
C
)
e
y
c
A
D
S
d
v
o
w
o
L
C
S
2
5
s
μ
H
e
m
i
d
h
t
O
a
D
e
g
n
a
h
c
A
D
S
o
+
n
e
y
c
w
o
L
C
S
2
s
μ
)
e
m
i
e
s
A
D
S
d
n
a
L
C
S
0
0
0
1
s
n
)
e
m
i
A
D
S
d
n
a
L
C
S
0
0
3
s
n
T
A
D
:
U
e
m
i
p
u
s
n
a
D
0
5
2
s
n
T
A
D
:
D
e
m
i
d
h
n
a
D
0
s
n
A
D
S
d
n
a
L
C
S
r
e
s
N
n
o
s
e
p
u
s
e
s
N
0
0
1
s
n
t
R
W
e
m
i
e
y
c
e
W
5
s
m
相關(guān)PDF資料
PDF描述
SMS47GCR00 Quad Programmable Precision Cascade Sequencer and Supervisory Controller
SMS47GCR01 Quad Programmable Precision Cascade Sequencer and Supervisory Controller
SMS47GCR02 Quad Programmable Precision Cascade Sequencer and Supervisory Controller
SMS47GCR03 Quad Programmable Precision Cascade Sequencer and Supervisory Controller
SMS47GCR04 Quad Programmable Precision Cascade Sequencer and Supervisory Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SMS47GCR00 制造商:SUMMIT 制造商全稱(chēng):SUMMIT 功能描述:Quad Programmable Precision Cascade Sequencer and Supervisory Controller
SMS47GCR01 制造商:SUMMIT 制造商全稱(chēng):SUMMIT 功能描述:Quad Programmable Precision Cascade Sequencer and Supervisory Controller
SMS47GCR02 制造商:SUMMIT 制造商全稱(chēng):SUMMIT 功能描述:Quad Programmable Precision Cascade Sequencer and Supervisory Controller
SMS47GCR03 制造商:SUMMIT 制造商全稱(chēng):SUMMIT 功能描述:Quad Programmable Precision Cascade Sequencer and Supervisory Controller
SMS47GCR04 制造商:SUMMIT 制造商全稱(chēng):SUMMIT 功能描述:Quad Programmable Precision Cascade Sequencer and Supervisory Controller