參數(shù)資料
型號(hào): SMS46GR06
廠商: Summit Microelectronics, Inc.
英文描述: Quad Programmable Precision Supervisory Controller With Independent Resets and 4k-Bit Nonvolatile Memory
中文描述: 四可編程精密監(jiān)控控制器,獨(dú)立重置和4K位的非易失性?xún)?nèi)存
文件頁(yè)數(shù): 11/17頁(yè)
文件大?。?/td> 918K
代理商: SMS46GR06
11
2083 1.1 06/04/04
SMS46
SUMMIT MICROELECTRONICS, Inc.
Preliminary Information
Table 8. Memory Operating Characteristics
2047 Table10 4.0
Figure 7 - Memory Operating Characteristics
I
2
C INTERFACE
Note (1): These values are guaranteed by design.
MEMORY OPERATION
Data for the configuration registers and the memory array
are read and written via an industry standard two-wire
interface. The bus was designed for two-way, two-line
serial communication between different integrated cir-
cuits. The two lines are a serial data line (SDA) and a
serial clock line (SCL). The SDA line must be connected
to a positive supply by a pull-up resistor, located some-
where on the bus. See Memory Operating Characteris-
tics: Table 8 and Figure 7.
Input Data Protocol
The protocol defines any device that sends data onto the
bus as a transmitter and any device that receives data as
a receiver. The device controlling data transmission is
called the Master and the controlled device is called the
Slave. In all cases the SMS46 will be a Slave device, since
it never initiates any data transfers.
One data bit is transferred during each clock pulse. The
data on the SDA line must remain stable during clock high
time because changes on the data line while SCL is high
will be interpreted as start or stop condition.
tF
tR
tLOW
tHIGH
tHD:STA
tSU:STA
tBUF
tDH
tHD:DAT
tSU:DAT
tSU:STO
SCL
SDA In
SDA Out
tAA
2047 Fig09
l
b
m
y
S
r
e
m
a
r
a
P
s
n
o
n
o
C
N
I
M
P
Y
T
X
A
M
s
U
f
L
C
S
y
c
n
e
u
q
e
k
c
o
L
C
S
0
0
0
1
z
H
k
t
W
O
L
d
o
p
w
o
k
c
o
C
7
s
μ
t
H
G
I
H
d
o
p
h
g
k
c
o
C
0
s
μ
t
F
U
B
t
)
e
m
i
e
e
s
u
B
n
o
s
m
s
n
a
w
e
n
e
B
7
s
μ
A
T
S
:
U
S
e
m
i
p
u
s
n
o
n
o
c
t
S
7
s
μ
t
A
T
S
:
D
H
e
m
i
d
h
n
o
n
o
c
t
S
0
s
μ
t
O
T
S
:
U
S
e
m
i
p
u
s
n
o
n
o
c
p
o
S
7
s
μ
t
A
A
t
D
t
R
t
F
t
S
t
H
I
t
p
o
d
v
o
e
g
d
e
k
c
o
C
)
e
y
c
A
D
S
d
v
o
w
o
L
C
S
2
5
s
μ
H
e
m
i
d
h
t
O
a
D
e
g
n
a
h
c
A
D
S
o
+
n
e
y
c
w
o
L
C
S
2
s
μ
)
e
m
i
e
s
A
D
S
d
n
a
L
C
S
0
0
0
1
s
n
)
e
m
i
A
D
S
d
n
a
L
C
S
0
0
3
s
n
T
A
D
:
U
e
m
i
p
u
s
n
a
D
0
5
2
s
n
T
A
D
:
D
e
m
i
d
h
n
a
D
0
s
n
A
D
S
d
n
a
L
C
S
r
e
s
N
n
o
s
e
p
u
s
e
s
N
0
0
1
s
n
t
R
W
e
m
i
e
y
c
e
W
5
s
m
相關(guān)PDF資料
PDF描述
SMS46GR07 Quad Programmable Precision Supervisory Controller With Independent Resets and 4k-Bit Nonvolatile Memory
SMS46 Quad Programmable Precision Supervisory Controller With Independent Resets and 4k-Bit Nonvolatile Memory
SMS46GCR00 Quad Programmable Precision Supervisory Controller With Independent Resets and 4k-Bit Nonvolatile Memory
SMS46GCR01 Quad Programmable Precision Supervisory Controller With Independent Resets and 4k-Bit Nonvolatile Memory
SMS46GCR02 Quad Programmable Precision Supervisory Controller With Independent Resets and 4k-Bit Nonvolatile Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SMS46GR07 制造商:SUMMIT 制造商全稱(chēng):SUMMIT 功能描述:Quad Programmable Precision Supervisory Controller With Independent Resets and 4k-Bit Nonvolatile Memory
SMS47 制造商:SUMMIT 制造商全稱(chēng):SUMMIT 功能描述:Quad Programmable Precision Cascade Sequencer and Supervisory Controller
SMS47GCR00 制造商:SUMMIT 制造商全稱(chēng):SUMMIT 功能描述:Quad Programmable Precision Cascade Sequencer and Supervisory Controller
SMS47GCR01 制造商:SUMMIT 制造商全稱(chēng):SUMMIT 功能描述:Quad Programmable Precision Cascade Sequencer and Supervisory Controller
SMS47GCR02 制造商:SUMMIT 制造商全稱(chēng):SUMMIT 功能描述:Quad Programmable Precision Cascade Sequencer and Supervisory Controller