參數(shù)資料
型號: SM79164C35J
廠商: 新茂國際科技股份有限公司
英文描述: 8 - Bit Micro-controller with 64KB flash & 4KB RAM embedded
中文描述: 8 -位微控制器,64KB閃存
文件頁數(shù): 11/25頁
文件大?。?/td> 466K
代理商: SM79164C35J
Specifications subject to change without notice,contact your sales representatives for the most recent information.
11/26
Ver 2.1
SM79164 08/2006
SyncMOS Technologies International. Inc. SM79164
1.4 I/O Pin Configuration
The ports 1, 2 and 3 of standard 8051 have internal pull-up resistor, and port 0 has open-drain outputs. Each I/O pin can be
used independently as an input or an output. For I/O ports to be used as an input pin, the port bit latch must contain a ‘1’
which turns off the output driver FET. Then for port 1, 2 and 3 port pin is pulled high by a weak internal pull-up, and can be
pulled low by an external source. The port 0 has open-drain outputs which means its pull-ups are not active during normal
port operation. Writing ‘1’ to the port 0 bit latch will causing bit floating so that it can be used as a high-impedance input.
The port 4 used as GPIO will has the same function as port 1, 2 and 3.
pin
input
data
output
data
pin
input
data
output
data
port 0
standard 8051
port 1, 2 and 3
standard 8051
2. Port 4 for PLCC or QFP package:
The bit addressable port 4 is available with PLCC or QFP package. The port 4 has only 4 pins and its port address is located
at 0D8H. The function of port 4 is the same as the function of port 1, port 2 and port 3.
Port4 (P4, $D8)
The bit 3, bit 2, bit 1, bit 0 output the setting to pin P4.3, P4.2, P4.1, P4.0 respectively.
3. Watch Dog Timer
The Watch Dog Timer (WDT) is a 16-bit free-running counter that generate reset signal if the counter overflows. The WDT is
useful for systems which are susceptible to noise, power glitches, or electronics discharge which causing software dead
loop or runaway. The WDT function can help user software recover from abnormal software condition. The WDT is different
from Timer0, Timer1 and Timer2 of general 8052. To prevent a WDT reset can be done by software periodically clearing the
WDT counter. User should check WDR bit of SCONF register whenever un-predicted reset happened.
The purpose of the secure procedure is to prevent the WDTC value from being changed when system runaway.
There is a 250KHz RC oscillator embedded in chip. Set WDTE = “1” will enable the RC oscillator and the frequency is inde-
pendent to the system frequency.
To enable the WDT is done by setting 1 to the bit 7 (WDTE) of WDTC. After WDTE set to 1, the 16-bit counter starts to count
with the RC oscillator. It will generate a reset signal when overflows. The WDTE bit will be cleared to 0 automatically when
SM79164 been reset, either hardware reset or WDT reset.
To reset the WDT is done by setting 1 to the CLEAR bit of WDTC before the counter overflow. This will clear the content of
the 16-bit counter and let the counter re-start to count from the beginning.
bit-7
Unused
-
*
bit-0
P4.0
R/W
1
Unused
-
*
Unused
-
*
Unused
-
*
P4.3
R/W
1
P4.2
R/W
1
P4.1
R/W
1
Read / Write:
Reset value:
相關(guān)PDF資料
PDF描述
SM79164C35Q 8 - Bit Micro-controller with 64KB flash & 4KB RAM embedded
SM79164L20P 8 - Bit Micro-controller with 64KB flash & 4KB RAM embedded
SM79164L25J 8 - Bit Micro-controller with 64KB flash & 4KB RAM embedded
SM79164 8 - Bit Micro-controller with 64KB flash & 4KB RAM embedded
SM8051 8 - Bit Micro-controller with 4/8KB ROM embedded
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SM79164C35Q 制造商:SYNCMOS 制造商全稱:SYNCMOS 功能描述:8 - Bit Micro-controller with 64KB flash & 4KB RAM embedded
SM79164L20P 制造商:SYNCMOS 制造商全稱:SYNCMOS 功能描述:8 - Bit Micro-controller with 64KB flash & 4KB RAM embedded
SM79164L25J 制造商:SYNCMOS 制造商全稱:SYNCMOS 功能描述:8 - Bit Micro-controller with 64KB flash & 4KB RAM embedded
SM79164L25Q 制造商:SYNCMOS 制造商全稱:SYNCMOS 功能描述:8 - Bit Micro-controller with 64KB flash & 4KB RAM embedded
SM79164V16J 制造商:SYNCMOS 制造商全稱:SYNCMOS 功能描述:8 - Bit Micro-controller with 64KB flash & 4KB RAM embedded