- 您現(xiàn)在的位置：買賣IC網 > PDF目錄9070 > SI5350C-A-GT (Silicon Laboratories Inc)IC CLK GEN PLL BLANK CUST 10MSOP PDF資料下載
參數(shù)資料
| 型號： | SI5350C-A-GT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 3/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLK GEN PLL BLANK CUST 10MSOP |
| 標準包裝： | 50 |
| 系列： | MultiSynth™ |
| 類型： | * |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:3 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 133MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 2.25 V ~ 3.63 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應商設備封裝： | 10-MSOP |
| 包裝： | 管件 |
Si5350C
Rev. 0.9
11
4. Configuring the Si5350C
based utility (www.silabs.com/ClockBuilder). The ClockBuilder utility provides a simple graphical interface that
allows the user to enter input and output frequencies along with other custom features as described in the following
sections. All synthesis calculations are automatically performed by ClockBuilder to ensure an optimum
configuration. A unique part number is assigned to each custom configuration. Samples of any custom Si5350C
factory-programmed clock generator are available with short lead times.
4.1. Crystal Inputs (XA, XB)
The Si5350C uses an optional fixed-frequency non-pullable standard AT-cut crystal as a reference to generate
free-running output clocks. Note that a XTAL is not required for generating synchronous clocks that are locked to
CLKIN.
4.1.1. Crystal Frequency
The Si5350C can operate using either a 25 MHz or a 27 MHz crystal.
4.1.2. Internal XTAL Load Capacitors
Internal load capacitors (CL) are provided to eliminate the need for external components when connecting a XTAL
to the Si5350C. Options for internal load capacitors are 6, 8, or 10 pF. XTALs with alternate load capacitance
requirements are supported using external load capacitors < 2 pF as shown in Figure 5.
Figure 5. External XTAL with Optional Load Capacitors
4.2. External Clock Input Pin (CLKIN)
The external clock input is used as a reference for generating synchronous clocks. The input frequency can be
specified from 10 to 100 MHz including fractional frequencies (e.g., 74.25 MHz x 1000/1001). The ClockBuilder
utility automatically determines the exact synthesis ratio to guarantee an output frequency with 0 ppm error with
respect to its reference.
4.3. Output Clocks (CLK0–CLK7)
The Si5350C is orderable as a 3-output (10-MSOP) or 8-output (24-QSOP, 20-QFN) clock generator. Output clocks
CLK0 to CLK5 can be ordered with two clock frequencies (F1_x, F2_x) which are selectable with the optional
frequency select pins (FS0/1). See “4.4.2. Frequency Select (FS_0, FS_1)” for more details on the operation of the
frequency select pins. Each output clock can select its reference for either of the PLLs.
4.3.1. Output Clock Frequency
Outputs can be configured at any frequency from 8 kHz up to 100 MHz. In addition, the device can generate any
two non-integer related frequencies up to 160 MHz. See “AN554: Si5350/51 PCB Layout Guide” for details.
4.3.2. Spread Spectrum
Spread spectrum can be enabled on any of the clock outputs that use PLLA as its reference. Spread spectrum is
useful for reducing electromagnetic interference (EMI). Enabling spread spectrum on an output clock modulates its
frequency, which effectively reduces the overall amplitude of its radiated energy. See AN554 for details. Note that
spread spectrum is not available on clocks synchronized to PLLB.
The Si5350C supports several levels of spread spectrum allowing the designer to choose an ideal compromise
between system performance and EMI compliance.
XA
XB
Optional internal
load capacitors
6 pF, 8 pF, 10 pF
CL
Optional additional
external load
capacitors
(< 2 pF)
CL
相關PDF資料 |
PDF描述 |
|---|---|
| X9410YS24IZ | IC XDCP DUAL 64TAP 2.5K 24-SOIC |
| SI5350B-A-GT | IC CLK GEN PLL BLANK CUST 10MSOP |
| X9410YS24IZ-2.7 | IC XDCP DUAL 64TAP 2.5K 24-SOIC |
| X9410YS24Z-2.7 | IC XDCP DUAL 64TAP 2.5K 24-SOIC |
| X9269US24Z | IC XDCP DUAL 256TAP 50K 24-SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SI5350C-A-GTR | 功能描述:時鐘發(fā)生器及支持產品 Dual PLL 133MHz Clk Dual In 3 Outs RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| Si5350C-A-GU | 功能描述:時鐘發(fā)生器及支持產品 AnyRate 2 PLL 125MHz Clk w/Dual In 8 out RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SI5350C-A-GUR | 功能描述:時鐘發(fā)生器及支持產品 Dual PLL 133MHz Clk Dual In 8 Outs RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| Si5350C-Axxxxx-GM | 功能描述:時鐘發(fā)生器及支持產品 Any-Rate, Dual PLL 133MHz Clock with Dual Input, 8 outputs, 20-QFN (customized) RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| Si5350C-Axxxxx-GT | 功能描述:時鐘發(fā)生器及支持產品 Any-Rate, Dual PLL 133MHz Clock with Dual Input, 3 outputs, 10-MSOP (customized) RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復。