參數(shù)資料
型號: SI5310-C-GM
廠商: Silicon Laboratories Inc
文件頁數(shù): 4/26頁
文件大?。?/td> 0K
描述: IC CLOCK MULTIPLIER/REGEN 20-QFN
標(biāo)準(zhǔn)包裝: 75
系列: DSPLL®
類型: 時鐘乘法器
PLL: 帶旁路
輸入: 時鐘
輸出: CML
電路數(shù): 1
比率 - 輸入:輸出: 1:2
差分 - 輸入:輸出: 是/是
頻率 - 最大: 668MHz
除法器/乘法器: 是/是
電源電壓: 2.375 V ~ 2.625 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 20-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 20-MLP(4x4)
包裝: 管件
產(chǎn)品目錄頁面: 628 (CN2011-ZH PDF)
其它名稱: 336-1744-5
Si5310
12
Rev. 1.3
4. Functional Description
The Si5310 is an integrated clock multiplier and clock
regenerator device based on SIlicon Laboratories
DSPLL technology. The DSPLL phase locks to the
clock input signal (CLKIN) and generates a phase-
locked output clock (MULTOUT) at a multiple of the
input clock frequency. The DSPLL is also employed to
regenerate an output clock (CLKOUT) that is a jitter-
attenuated version of the input clock with clean rising
and falling edges.
The MULTOUT output is configured to operate in either
the 150–167 MHz or the 600–668 MHz frequency range
using the MULTSEL control input. A reference clock
input signal (REFCLK) is used by the DSPLL as a
reference for determination of the PLL lock status. For
convenience, REFCLK can be provided at any one of
five frequencies, each a multiple of the CLKIN
frequency. The REFCLK rate is automatically detected,
so no control inputs are needed for configuration. The
REFCLK input can be synchronous or asynchronous
with respect to the CLKIN input. The operating ranges
for the CLKIN, CLKOUT, MULTOUT, and REFCLK
signals are indicated in Table 9. Typical values for
several applications are presented in Table 10.
Table 9. CLKIN, CLKOUT, MULTOUT, REFCLK Operating Ranges
MULTSEL
CLKIN Range
(MHz)
REFCLK = 2n x CLKIN
±100 ppm
(See Note 1)
CLKOUT
MULTOUT
0
(MULTOUT = 600–668 MHz)
37.500–41.750
n = –2, –1, 0, 1, 2
1xCLKIN
16xCLKIN
75.000–83.500
n = –3, –2, –1, 0, 1
1xCLKIN
8xCLKIN
150.000–167.000
n = –4, –3, –2, –1, 0
1xCLKIN
4xCLKIN
300.000–334.000
n = –5, –4, –3, –2, –1
1xCLKIN
2xCLKIN
600.000–668.000
n = –6, –5, –4, –3, –2
See Note 2
1xCLKIN
1
(MULTOUT = 150–167 MHz)
9.375–10.438
n = 0, 1, 2, 3, 4
1xCLKIN
16xCLKIN
18.750–20.875
n = –1, 0, 1, 2, 3
1xCLKIN
8xCLKIN
37.500–41.750
n = –2, –1, 0, 1, 2
1xCLKIN
4xCLKIN
75.000–83.500
n = –3, –2, –1, 0, 1
1xCLKIN
2xCLKIN
150.000–167.000
n = –4, –3, –2, –1, 0
See Note 2
1xCLKIN
Note:
1. The REFCLK input can be set to any one of the five CLKIN multiples indicated. The REFCLK input can be
asynchronous to the CLKIN input, but must be within ±100 ppm of the stated CLKIN multiple.
2. The CLKOUT output is not valid for MULTOUT:CLKIN ratios of 1:1 (MULTOUT = 1 x CLKIN.)
相關(guān)PDF資料
PDF描述
SI5316-B-GM IC PREC JITTER ATTENUATOR 36QFN
SI5317A-C-GM IC CLK JITTER CLEANR PROG 36QFN
SI5320-H-BL IC CLOCK MULT SONET/SDH 63-PBGA
SI5320-H-GL IC CLOCK MULT SONET/SDH 63LFBGA
SI5321-G-BC IC PREC CLOCK MULTIPLIER 63CBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI5310-C-GMR 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Clk Multiplier/Regen RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
SI5310-EVB 功能描述:時鐘和定時器開發(fā)工具 Evaluation Board 155MHz 622MHz RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
SI5310-GM 功能描述:鎖相環(huán) - PLL Clock Multiplier Regenerator RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
SI5310-GMR 制造商:Silicon Laboratories Inc 功能描述:
SI5311 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PRECISION HIGH SPEED CLOCK MULTIPLIER/REGENERATOR IC