- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2016 > SI5023-D-GM (Silicon Laboratories Inc)IC CLOCK/DATA RECVRY W/AMP 28MLP PDF資料下載
參數(shù)資料
| 型號： | SI5023-D-GM |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 6/28頁 |
| 文件大小： | 0K |
| 描述： | IC CLOCK/DATA RECVRY W/AMP 28MLP |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 系列： | DSPLL® |
| 類型： | 時鐘和數(shù)據(jù)恢復(fù)（CDR） |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，SONET/SDH，ATM 應(yīng)用 |
| 輸入： | 時鐘 |
| 輸出： | CML |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 2.7GHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 28-QFN（5x5） |
| 包裝： | 管件 |
| 其它名稱： | 336-1276 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Si5023
14
Rev. 1.3
LOS signal hysteresis for the Si5023 CDR. The value of
R1 may be chosen to provide a range of hysteresis from
3 to 8 dB where a nominal value of 800
Ω adjusts the
hysteresis level to approximately 6 dB. Use a value of
500
Ω or 1000 Ω for R1 to provide 3 dB or 8 dB of
hysteresis, respectively.
Hysteresis is defined as the ratio of the LOS deassert
level (LOSD) and the LOS assert level (LOSA). The
hysteresis in decibels is calculated as 20log(LOSD/
LOSA).
Figure 6. LOS_LVL Mapping (PRBS23 Data)
Figure 7. LOS Signal Hysteresis
4.9. Bit Error Rate (BER) Detection
The Si5023 uses a proprietary Silicon Laboratories
algorithm to generate a BER alarm on the BER_ALM
pin and a BER indicator on the BERMON pin.
The BERMON output is always enabled and functions
as a dynamic analog level that is proportional to the
detected bit error rate. This BERMON indicator can be
used to monitor the quality and error status on the
receive data input channel. The range of operation of
the BER processor is between 1E-09 to 1E-03 as
the BERMON output be filtered with an active low-pass
filter configuration as shown in Figure 11. The external
LPF may be followed by a voltage comparator or
analog-to-digital converter where constant channel
monitoring is desired.
4.10. Data Slicing Level
The Si5023 provides the ability to externally adjust the
slicing
level
for
applications
that
require
BER
optimization. Adjustments in slicing level of ±25 mV
(typical, relative to the internally-set input common
mode voltage) are supported. The slicing level is set by
applying a voltage between 0.75 V and 2.25 V to the
operation levels of the slice circuit.
When SLICE_LVL is driven below 500 mV, the slicing
level adjustment is disabled, and the slicing level is set
to the cross-point of the differential input signal.
Note: The slice circuit is designed to only work with pseudo-
random, dc-balanced data.
4.11. PLL Performance
The PLL implementation used in the Si5023 is fully-
compliant with the jitter specifications proposed for
SONET/SDH equipment by Bellcore GR-253-CORE,
Issue 3, September 2000 and ITU-T G.958.
4.11.1. Jitter Tolerance
The Si5023’s tolerance to input jitter exceeds that of the
Bellcore/ITU mask shown in Figure 14. This mask
defines the level of peak-to-peak sinusoidal jitter that
must be tolerated when applied to the differential data
input of the device.
Note: There are no entries in the mask table for the data rate
corresponding to OC-24 as that rate is not specified by
either GR-253 or G.958.
40mV/V
0 mV
0 V
LOS_LVL (V)
L
O
S
Thr
eshold
(
m
V
PP
)
30 mV
2.25 V
1.50 V
1.00 V
15 mV
LO
S
D
isa
b
le
d
LO
S
Und
e
fi
ne
d
1.875 V
40 mV
2.50 V
LOS Limited by Device Noise
10 mV
max
9
3
LOS
LOS_LVL
R1
R2
10k
Si5023
CDR
LOS Alarm
Set LOS
Level
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI52142-A01AGM | IC CLK GENERATOR 200MHZ 24QFN |
| SI52143-A01AGM | IC CLK GEN QUAD PCIE 24QFN |
| SI52144-A01AGM | IC CLK GENERATOR 100MHZ 24QFN |
| SI5315A-C-GM | IC CLK MULT 8KHZ-644.53MHZ 36QFN |
| SI5319A-C-GM | IC CLOCK MULT/ATTENUATOR 36QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI5023-D-GMR | 功能描述:時鐘合成器/抖動清除器 Limiting amp 3.3 V RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SI5023-EVB | 功能描述:時鐘和定時器開發(fā)工具 SNT/SDH GbE 2.7Gbps OC48/12/3 STM16/4/1 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| SI5023-X-GM | 制造商:Silicon Laboratories Inc 功能描述: |
| SI-50242-F | 制造商:Bel Fuse 功能描述:- Trays 制造商:BEL STEWART CONNECTOR 功能描述:Bel Stewart, Internal Part #: SI-50242-F 制造商:BEL STEWART CONNECTOR 功能描述:STEWART, INTERNAL PART #: SI-50242-F |
| SI502-EVB | 制造商:SILABS 制造商全稱:SILABS 功能描述:USB plug-in board that allows for evaluation of the Si50x family of CMEMS oscillators. |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。