參數(shù)資料
型號(hào): SI4112-D-GTR
廠商: Silicon Laboratories Inc
文件頁(yè)數(shù): 16/36頁(yè)
文件大?。?/td> 0K
描述: IC SYNTHESIZER IF ONLY 24TSSOP
標(biāo)準(zhǔn)包裝: 2,500
類(lèi)型: 頻率合成器
PLL:
輸入: 時(shí)鐘
輸出: 時(shí)鐘
電路數(shù): 1
比率 - 輸入:輸出: 1:2
差分 - 輸入:輸出: 無(wú)/無(wú)
頻率 - 最大: 1GHz
除法器/乘法器: 是/無(wú)
電源電壓: 2.7 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 24-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 24-TSSOP
包裝: 帶卷 (TR)
Si4133
Rev. 1.61
23
Register 1. Phase Detector Gain
Address Field (A[3:0]) = 0001
Bit
D17 D16 D15 D14 D13 D12 D11 D10
D9D8D7D6D5D4D3D2D1
D0
Name
000
0
000
0000
KPI[1:0]
KP2[1:0]
KP1[1:0]
Bit
Name
Function
17:6
Reserved
Program to zero.
5:4
KPI[1:0]
IF Phase Detector Gain Constant.*
N Value
KPI
<2048
= 00
2048–4095
= 01
4096–8191
= 10
>8191
= 11
3:2
KP2[1:0]
RF2 Phase Detector Gain Constant.*
N Value
KP2
<4096
= 00
4096–8191
= 01
8192–16383
= 10
>16383
= 11
1:0
KP1[1:0]
RF1 Phase Detector Gain Constant.*
N Value
KP1
<8192
= 00
8192–16383
= 01
16384–32767
= 10
>32767
= 11
*Note: When AUTOKP = 1, these bits do not need to be programmed. When AUTOKP = 0, use these recommended values
for programming Phase Detector Gain.
相關(guān)PDF資料
PDF描述
SI4112-D-GMR IC SYNTHESIZER IF ONLY 28MLP
SI5351B-A-GU IC CLK GEN PLL BLANK CUST 24QSOP
SI5351C-A-GM IC CLK GEN PLL BLANK CUST 20-QFN
VE-JTP-MZ-F1 CONVERTER MOD DC/DC 13.8V 25W
VE-BNY-MU-F3 CONVERTER MOD DC/DC 3.3V 132W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI4112-EVB 功能描述:射頻開(kāi)發(fā)工具 IF Only Eval Board TSSOP RoHS:否 制造商:Taiyo Yuden 產(chǎn)品:Wireless Modules 類(lèi)型:Wireless Audio 工具用于評(píng)估:WYSAAVDX7 頻率: 工作電源電壓:3.4 V to 5.5 V
SI4112G 制造商:SILABS 制造商全稱(chēng):SILABS 功能描述:DUAL-BAND RF SYNTHESIZER WITH INTEGRATED VCOS FOR GSM AND GPRS WIRELESS COMMUNICATIONS
SI4112G-BM 制造商:SILABS 制造商全稱(chēng):SILABS 功能描述:DUAL-BAND RF SYNTHESIZER WITH INTEGRATED VCOS FOR GSM AND GPRS WIRELESS COMMUNICATIONS
SI4112G-BT 制造商:SILABS 制造商全稱(chēng):SILABS 功能描述:DUAL-BAND RF SYNTHESIZER WITH INTEGRATED VCOS FOR GSM AND GPRS WIRELESS COMMUNICATIONS