- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄20495 > SI3452MS8-KIT (Silicon Laboratories Inc)BOARD EVAL FOR SI3452 PDF資料下載
參數(shù)資料
| 型號： | SI3452MS8-KIT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 9/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR SI3452 |
| 特色產(chǎn)品： | Si3452 Quad High-Voltage Port Controller for PoE and PoE+PSEs |
| 標準包裝： | 1 |
| 主要目的： | 特殊用途 DC/DC，以太網(wǎng)供電（POE） |
| 板類型： | 完全填充 |
| 已供物品： | 板 |
| 已用 IC / 零件： | Si3452 |
| 其它名稱： | 336-1836 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Si3452
Rev. 1.3
17
5. Register Interface
The register types are described in the following sections. Refer to Table 19 on page 20 for a complete map of the
registers.
5.1. Interrupt (Registers 0x00–0x01)
An interrupt (INT pin low) is generated if any bit of the Interrupt register (register 0x00) is true. The Interrupt register
contains the information about which port is generating the interrupt or if the interrupt is due to a global event.
The port interrupt is generated by the port event register masked by the interrupt mask register.
Port event = (tSTART Event AND tSTART mask) OR (tICUT Event AND tICUT mask) OR (Rgood_CLS_event AND
Rgood_CLS_mask) OR (DET_COMPL_EVENT AND DET_COMPL_MASK) OR (PwrGood_change AND
Pwrgood_change_MASK) OR (Penable_event AND Penable_mask)
The device event bit of the interrupt register is set if there is a change in the VEE or temperature status in register
0x1D. Reading 0x1D clears the event.
5.2. Port Event (Registers 0x02–0x05)
This register contains bits that become true if the event has occurred. The registers are Clear On Read (COR) so
that reading these registers will clear the INT pin if the INT pin is being held low due to a port event.
tSTART is an event bit indicating an overload occurred for all but 5 ms of the initial 60 ms start up time.
tICUT is an event bit indicating that an overload condition has existed for greater than 60 ms after the first 60 ms.
tICUT has a 16:1 up/down counter so that, if the overload is present at less than a 6.66% cycle, the port will not
shut down. Overload is defined as I>ICUT or port voltage not within 2 V of VEE. The port is turned off on this
event. A tICUT event is also generated if the port is shutdown due to an overload or due to the protection clamp
turning on. If the port is set to auto mode, it will attempt to re-power after >750 ms if there is a good detection
signature.
Rgood CLS
indicates classification has been completed. Classification is only attempted after an Rgood; so, if
this bit is set, it indicates that detection gave an Rgood and classification is complete.
DET compl
indicates the completion of a detection cycle. Normally, this bit will be masked. The DET complete
bit is used for legacy detection via modified link pulses. If the link pulse is returned indicating a PD is present,
then, normally, a detection is done, and the port is powered only if the result is not a short. In some cases, it
may be desirable to deny power to a port where an overload has been detected until the port is unplugged. In
this case, the Ropen result will be used to indicate the port has been unplugged and detection and classification
can resume.
Disconnect event
indicates a disconnect has occurred. DC power was removed due to the dV/dt disconnect.
Overload conditions or loss of VEE turns off ports but does not generate a disconnect event.
Pgood
indicates the port has been turned on and did not shut down during the Tstart time.
Penable
indicates a port has been turned on.
5.3. Port Status (Registers 0x06–0x09)
These registers specify the port status. They are read-only registers.
Pwr good
indicates that the port has been turned on and the port voltage is within 2 V of VEE.
Pwr Enable
indicates the port has been turned on.
The three class status bits indicate the last classification result for that port. If a classification has not been done or
if the port is shut down with no new classification result, the class status is reported as unknown.
The three detect status bits indicate the last detection result for that port. If a detection has not been done or if the
port is shut down with no new detection result, the detection status is reported as unknown.
相關PDF資料 |
PDF描述 |
|---|---|
| FEP16HTA | DIODE FAST 500V 8A NEG TO220AB |
| IR2085STR | IC DRVR HALF-BRDG SELF-OSC 8SOIC |
| F950G157MBAAQ2 | CAP TANT 150UF 4V 20% 1210 |
| 395-056-523-804 | CARD EDGE 56POS DL .100X.200 BLK |
| T95X226M6R3CSAL | CAP TANT 22UF 6.3V 20% 2910 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SI3453 | 制造商:SILABS 制造商全稱:SILABS 功能描述:QUAD HIGH-VOLTAGE PORT CONTROLLER FOR POE AND POE PSES |
| Si3453A-B01-GM | 功能描述:熱插拔功率分布 Quad PoE PSE Port Controller RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
| SI3453A-B01-GMR | 功能描述:熱插拔功率分布 Quad PoE PSE Port Controller RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
| SI3453A-B02-GM | 制造商:Silicon Laboratories Inc 功能描述:QUAD POE PSE PORT CONTROLLER (AUTO, ENDPOINT, DC DISCONNECT) - Trays 制造商:Silicon Laboratories Inc 功能描述:IC POE PSE PORT CTLR QUAD 40QFN |
| SI3453A-B02-GMR | 制造商:Silicon Laboratories Inc 功能描述:QUAD POE PSE PORT CONTROLLER (AUTO, ENDPOINT, DC DISCONNECT) - Tape and Reel 制造商:Silicon Laboratories Inc 功能描述:IC POE PSE PORT CTLR QUAD 40QFN |
發(fā)布緊急采購，3分鐘左右您將得到回復。