參數(shù)資料
型號(hào): SD-15900PH-11
廠商: DATA DEVICE CORP
元件分類: 位置變換器
英文描述: SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CPGA85
封裝: 1.120 X 1.120 INCH, 0.110 INCH HEIGHT, CERAMIC, PGA-85
文件頁數(shù): 4/8頁
文件大?。?/td> 190K
代理商: SD-15900PH-11
4
LSB’s strobe the two previously loaded angular data values, as
well as the current LSB data is simultaneously transferred to the
input of the internal combining circuitry, and the resulting angle
is generated.
The resulting combined bits of angular data is then made avail-
able via three sets of tri-state buffers; the eight MSB’s, the eight
middle bits, and the six LSB’s. Each set of bits has its own sep-
arate enable line.
The Hold signal on the combiner allows the currently generated
angle to be frozen. The state of the Hold signal is sampled on
the rising edge of every clock cycle. If the sampled signal is high
the transfer of the angular data to the combining circuit will take
place as described above. If the sampled signal is low the data
transfer will be inhibited and the output angle will not be updat-
ed. Data will be valid 0.5 s after the next rising edge of the inter-
nal clock. This condition will persist until the Hold signal is
brought back to the high state.
The only time the angular output data from the combiner can
change is during the Fine LSB’s Strobe and Data Transfer time.
The settling time during this interval will be limited to a period of
approximately 0.5 s.
INTERNAL CLOCK
INHIBIT
ENABLE FINE LSB'S
FINE LSB'S STROBE
AND DATA TRANSFER
ENABLE FINE MSB'S
FINE MSB'S STROBE
ENABLE COARSE MSB'S
COARSE MSB'S STROBE
1 s
0.5 s
FIGURE 3. SD-15900 TIMING DIAGRAM
INHIBIT AND ENABLE TIMING
FIGURE 3 shows the timing relationships for the SD-15900.
The internal clock is generated in the combiner for the purpose of
running the internal state generator that controls the timing and
control of the circuitry. The frequency of this clock is approxi-
mately 1 MHz and is not critical. The top line of the timing dia-
gram shows the relationship of the clock to the remaining signals.
The second signal on the timing diagram shows the INH signal
going to the S/D converter. Every eight clock cycles this signal
will go low and inhibit the converter so that the current angles
can be extracted.
The Coarse MSB’s Enable will be asserted approximately 0.5 s
after the inhibit is asserted and the associated data is strobed
into the combiner at the mid-point of the enable (approximately
0.5 s after it goes low). The enable line is then raised back to
logic high.
The fine MSB’s Enable is asserted next and the data is similarly
loaded into the combiner.
The fine LSB’s Enable is then asserted and the associated data
is made available to the combiner. At the rising edge of the fine
相關(guān)PDF資料
PDF描述
SD-15900PH-12 SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CPGA84
SD101A-TAP SD101A, SD101B, SD101C Small Signal Schottky Diodes
SD103AW-CA2-R SCHOTTKY BARRIER SWITCHING DIODE
SD103AW-CC2-R SCHOTTKY BARRIER SWITCHING DIODE
SD103AWL-CA2-R SCHOTTKY BARRIER SWITCHING DIODE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SD-15A-05 功能描述:DC/DC轉(zhuǎn)換器 15W 5V 3A Input 9.2-18VDC RoHS:否 制造商:Murata 產(chǎn)品: 輸出功率: 輸入電壓范圍:3.6 V to 5.5 V 輸入電壓(標(biāo)稱): 輸出端數(shù)量:1 輸出電壓(通道 1):3.3 V 輸出電流(通道 1):600 mA 輸出電壓(通道 2): 輸出電流(通道 2): 安裝風(fēng)格:SMD/SMT 封裝 / 箱體尺寸:
SD-15A-12 功能描述:DC/DC轉(zhuǎn)換器 15W 12V 1.25A Input 9.2-18VDC RoHS:否 制造商:Murata 產(chǎn)品: 輸出功率: 輸入電壓范圍:3.6 V to 5.5 V 輸入電壓(標(biāo)稱): 輸出端數(shù)量:1 輸出電壓(通道 1):3.3 V 輸出電流(通道 1):600 mA 輸出電壓(通道 2): 輸出電流(通道 2): 安裝風(fēng)格:SMD/SMT 封裝 / 箱體尺寸:
SD-15A24 制造商:Mean Well 功能描述:DC-DC converter, 9.2-18Vin, 24Vdc 0.625A
SD-15A-24 功能描述:DC/DC轉(zhuǎn)換器 15W 24V 0.625A Input 9.2-18VDC RoHS:否 制造商:Murata 產(chǎn)品: 輸出功率: 輸入電壓范圍:3.6 V to 5.5 V 輸入電壓(標(biāo)稱): 輸出端數(shù)量:1 輸出電壓(通道 1):3.3 V 輸出電流(通道 1):600 mA 輸出電壓(通道 2): 輸出電流(通道 2): 安裝風(fēng)格:SMD/SMT 封裝 / 箱體尺寸:
SD-15A-5 功能描述:DC/DC轉(zhuǎn)換器 5V 3A 15W 9.2-18VDC RoHS:否 制造商:Murata 產(chǎn)品: 輸出功率: 輸入電壓范圍:3.6 V to 5.5 V 輸入電壓(標(biāo)稱): 輸出端數(shù)量:1 輸出電壓(通道 1):3.3 V 輸出電流(通道 1):600 mA 輸出電壓(通道 2): 輸出電流(通道 2): 安裝風(fēng)格:SMD/SMT 封裝 / 箱體尺寸: