參數(shù)資料
型號(hào)： SC28C94A1A,518
廠商： NXP Semiconductors
文件頁(yè)數(shù)： 16/39頁(yè)
文件大小： 0K
描述： IC UART QUAD W/FIFO 52-PLCC
產(chǎn)品培訓(xùn)模塊： Stand-Alone UARTs
標(biāo)準(zhǔn)包裝： 1
特點(diǎn)： 故障啟動(dòng)位檢測(cè)
通道數(shù)： 4，QUART
FIFO's： 8 字節(jié)
電源電壓： 5V
帶自動(dòng)流量控制功能： 是
帶故障啟動(dòng)位檢測(cè)功能： 是
帶調(diào)制解調(diào)器控制功能： 是
帶CMOS： 是
安裝類(lèi)型： 表面貼裝
封裝/外殼： 52-LCC（J 形引線）
供應(yīng)商設(shè)備封裝： 52-PLCC（19.2x19.2）
包裝： 標(biāo)準(zhǔn)包裝
產(chǎn)品目錄頁(yè)面： 828 (CN2011-ZH PDF)
其它名稱(chēng)： 568-1114-6
Philips Semiconductors
Product data sheet
SC28C94
Quad universal asynchronous receiver/transmitter (QUART)
2006 Aug 09
23
Registers of the Interrupt System
The CIR, and “Global” registers are updated with the IACKN signal
or from the “Update CIR” command at hex address 2A. These
registers are not updated when IRQN is asserted since there could
be a long time between the assertion of IRQN and the start of the
interrupt service routine. (See notes following this section).
Current Interrupt Register (CIR)
# Bytes
Type
Chan #
3
2
The Channel # field indicates which of the four UARTs has the
highest priority interrupt currently outstanding, while the Type field
indicates its source within the UART. The Type field is encoded as
follows:
000
No Interrupt
001
Change of State
x10
Transmit available
011
Receive available, no error
100
Receiver break change
101
Counter/Timer
111
Receive available, w/errors
With Type = x11, the # Bytes field indicates the count of received
bytes available for reading, while with Type = x10 it indicates the
number of bytes that can be written to the transmit FIFO.
The CIR is Read only at address 28H.
Global Interrupt Byte Count (GIBC)
00000
# Bytes
5
3
The GIBC is not an actual register but simply outputs the interrupting
UART’s transmit or receive byte counter value. The count, accurate
at the time IACKN asserts, is captured in the CIR. The high order 5
bits are read as ‘0’. The GIBC is read only at address 2AH.
Global RxFIFO (GRxFIFO)
Received Data
8
If a receiver is not the cause of the current interrupt, a read of the
Global RxFIFO will yield a byte containing all ones and NONE of the
UART channels’ receive FIFOs will be popped. (IMPORTANT)
The GRxFIFO is Read only at address 2BH.
Global TxFIFO (GTxFIFO)
Data to be Sent
8
If a transmitter is not the cause of the current interrupt, a write to the
Global TxFIFO has no effect.
The GTxFIFO is Write only at address 2BH.
Global Interrupting Channel (GICR)
000000
Chan #
6
2
Like the other Global pseudo-registers no hardware register exists.
The Channel number field of the Current Interrupt Register padded
with leading zeros is output as the GICR. The GICR is Read only at
address 29H.
C/Tab indicated by Channel code B 01
C/Tcd indicated by Channel code D 11
Interrupt Control (ICR)
Threshold
IVC
6
2
The Threshold Field is used by the interrupt comparator to
determine if a winning interrupt “bid” should result in interrupting the
host MPU. The threshold field resets to 00.
The IVC field controls what kind of vector the QUART returns to the
host MPU during an Interrupt Acknowledge cycle:
00
Output contents of Interrupt Vector Register
01
Output 6 MSBs of IVR and Channel number as 2 LSBs
10
Output 3 MSBs of IVR, Interrupt Type and Channel number
11
Disable generation of vector during IACK cycle.
Returns hex’FF during an IACKN cycle.
The IVC field reset to 00. The ICR is read/write at address 2CH.
Bidding Control Registers (BCRs)
Received Break
State Change
C/T
3
2
This register is a transparent latch. It must be set to ensure the
expected operation of the arbitration system. The 3 MSBs
determine the priority of Received Break Interrupts; they are reset to
000.
Bits 4:2 determine the priority of Change of Input State interrupts,
and are reset to 00.
BCR Counter/Timer bits reset to 00.
There is one BCR per UART channel; they can be read or written at
addresses 20-23H.
Interrupt Vector (IVR)
The 8 bits of the interrupt vector
Interrupt Vector (IVR-Modified)
Always Used
with IVC = 0x
w/IVC = 01 or 10
3
2
Holds the constant bits of the interrupt acknowledge vector. As
shown, the three MSBs are always used, while the less significant
bits can be replaced by the interrupt type code and/or Channel code
bits contained in the CIR. The IVR is write only at address 29H.
相關(guān)PDF資料
PDF描述
SC16C754BIA68,518 IC UART QUAD W/FIFO 68-PLCC
SC26C92C1N,602 IC UART DUAL W/FIFO 40-DIP
SC28L91A1B,551 IC UART SINGLE W/FIFO 44-PQFP
SC28L91A1B,528 IC UART SINGLE W/FIFO 44PQFP
SC28L91A1A,529 IC UART SINGLE W/FIFO 44-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC28C94A1AB 制造商:PHILIPS-SEMI 功能描述:
SC28C94A1N 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Quad universal asynchronous receiver/transmitter QUART
SC28C94A1N,112 功能描述:IC UART QUAD W/FIFO 48-DIP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - UART（通用異步接收器/發(fā)送器） 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 特點(diǎn):* 通道數(shù):2，DUART FIFO's:16 字節(jié) 規(guī)程:RS232，RS485 電源電壓:2.25 V ~ 5.5 V 帶并行端口:- 帶自動(dòng)流量控制功能:是 帶IrDA 編碼器/解碼器:是 帶故障啟動(dòng)位檢測(cè)功能:是 帶調(diào)制解調(diào)器控制功能:是 帶CMOS:是 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:托盤(pán) 其它名稱(chēng):XR16L2551IM-F-ND
SC28L194 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Quad UART for 3.3V and 5V supply voltage
SC28L194A1A 功能描述:UART 接口集成電路 3V-5V 4CH UART INTEL/MOT INTRF RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*