
372
AMD Geode SC2200 Processor Data Book
Electrical Specifications
Revision 5.1
9.1.5.3
Definition of System Conditions for
Measuring On Parameters
The SC2200’s current is highly dependent on two func-
tional characteristics, DCLK (DOT clock) and SDRAM fre-
are controlled when measuring the typical average and
absolute maximum processor current parameters.
9.1.5.4
DC Current Measurements
ments of the SC2200. The SC2200 supports CRT and TFT
displays, but it is expected that generally only one display
interface will be used. Power consumed by the SC2200 is
different with different displays. The CRT DAC requires
current, while the TFT interface even though it has no DAC
to power, also draws current while it is active. The CRT
DAC and the TFT interface are presented as separate line
items. The chosen display type I/O current should be
added to the Typical, Absolute Maximum, and Active Idle I/
O currents to get total current.
Table 9-5. System Conditions Used to Measure SC2200 Current During the On State
CPU Current Measurement
System Conditions
VCORE
(Note 1)
VIO
DCLK Frequency
SDRAM
Frequency
Typical Average
Nominal
50 MHz (Note 2)
Nominal
Absolute Maximum
Max
135 MHz (Note 3)
Max
Note 2. A DCLK frequency of 50 MHz is derived by setting the display mode to 800x600x8 bpp at 75 Hz, using a display
image of vertical stripes (4-pixel wide) alternating between black and white with power management disabled.
Note 3. A DCLK frequency of 135 MHz is derived by setting the display mode to 1280x1024x8 bpp at 75 Hz, using a display
image of vertical stripes (1-pixel wide) alternating between black and white with power management disabled.
Table 9-6. DC Characteristics for On State
Symbol
Parameter (Note 1)
Typ Avg
Abs Max
Unit
Comments
ICC3ON
fCLK = 233 MHz, I/O Current @ VIO = 3.3V
(Nominal); CPU state = On, excludes TFT
interface contribution and CRT DAC
230
250
mA
ICC for VIO
fCLK = 266 MHz, I/O Current @ VIO = 3.3V
(Nominal); CPU state = On, excludes TFT
interface contribution and CRT DAC
240
260
fCLK = 300 MHz, I/O Current @ VIO = 3.3V
(Nominal); CPU state = On, excludes TFT
interface contribution and CRT DAC
250
270
ICOREON
fCLK = 233 MHz, Core Current @ VCORE =
1.8V (Nominal); CPU state = On
820
990
mA
ICC for VCORE
fCLK = 266 MHz, Core Current @ VCORE =
1.8V (Nominal); CPU state = On
900
1090
fCLK = 300 MHz, Core Current @ VCORE =
2.1V (Nominal); CPU state = On
1100
1400
ISBON
SB Current @ VSB = 3.3V (Nominal); CPU
state = On
12
mA
ISBLON
SBL Current @ VSBL = 1.8V (Nominal); CPU
state = On
10
20
mA
SBL Current @ VSBL = 2.1V (Nominal); CPU
state = On
10
20