參數(shù)資料
型號(hào)： SAF-XC2220L-20F80V
廠商： INFINEON TECHNOLOGIES AG
元件分類(lèi)： 微控制器/微處理器
英文描述： 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQCC48
封裝： 0.50 MM PITCH, GREEN, PLASTIC, VQFN-48
文件頁(yè)數(shù)： 98/112頁(yè)
文件大小： 3122K
代理商： SAF-XC2220L-20F80V
XC2220L, XC2224L
XC2000 Family / Econo Line
Electrical Parameters
PRELIMINARY
Data Sheet
82
V1.0, 2010-12
Direct Drive
When direct drive operation is selected (SYSCON0.CLKSEL = 11B), the system clock is
derived directly from the input clock signal CLKIN1:
f
SYS = fIN.
The frequency of
f
SYS is the same as the frequency of fIN. In this case the high and low
times of
f
SYS are determined by the duty cycle of the input clock fIN.
Selecting Bypass Operation from the XTAL11) input and using a divider factor of 1 results
in a similar configuration.
Prescaler Operation
When prescaler operation is selected (SYSCON0.CLKSEL = 10B, PLLCON0.VCOBY =
1B), the system clock is derived either from the crystal oscillator (input clock signal
XTAL1) or from the internal clock source through the output prescaler K1 (= K1DIV+1):
f
SYS = fOSC / K1.
If a divider factor of 1 is selected, the frequency of
f
SYS equals the frequency of fOSC. In
this case the high and low times of
f
SYS are determined by the duty cycle of the input
clock
f
OSC (external or internal).
The lowest system clock frequency results from selecting the maximum value for the
divider factor K1:
f
SYS = fOSC / 1024.
4.6.2.1
Phase Locked Loop (PLL)
When PLL operation is selected (SYSCON0.CLKSEL = 10B, PLLCON0.VCOBY = 0B),
the on-chip phase locked loop is enabled and provides the system clock. The PLL
multiplies the input frequency by the factor F (
f
SYS = fIN × F).
F is calculated from the input divider P (= PDIV+1), the multiplication factor N (=
NDIV+1), and the output divider K2 (= K2DIV+1):
(F = N / (P
× K2)).
The input clock can be derived either from an external source at XTAL1 or from the on-
chip clock source.
The PLL circuit synchronizes the system clock to the input clock. This synchronization is
performed smoothly so that the system clock frequency does not change abruptly.
Adjustment to the input clock continuously changes the frequency of
f
SYS so that it is
locked to
f
IN. The slight variation causes a jitter of fSYS which in turn affects the duration
of individual TCSs.
1) Voltages on XTAL1 must comply to the core supply voltage
VDDIM.
相關(guān)PDF資料
PDF描述
SAH-XC2220L-12F80V 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQCC48
SAH-XC2220L-20F66V 32-BIT, FLASH, 66 MHz, RISC MICROCONTROLLER, PQCC48
SAH-XC2224L-12F80V 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQCC48
SAK-XC2220L-12F80V 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQCC48
SAK-XC2224L-12F66V 32-BIT, FLASH, 66 MHz, RISC MICROCONTROLLER, PQCC48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAF-XC2336A-56F80L AA 功能描述:16位微控制器 - MCU 16Bit Sngl-Chip MCU w/32Bit Perform RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線(xiàn)寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT
SAF-XC2336A-72F80L AA 功能描述:16位微控制器 - MCU 16Bit Sngl-Chip MCU w/32Bit Perform RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線(xiàn)寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT
SAF-XC2365-48F66L 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:16/32-Bit Single-Chip Microcontroller with 32-Bit Performance
SAF-XC2365-56F66L 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:16/32-Bit Single-Chip Microcontroller with 32-Bit Performance
SAF-XC2365-72F66L 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:16/32-Bit Single-Chip Microcontroller with 32-Bit Performance
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*