- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372115 > SAA7710T (NXP Semiconductors N.V.) High Quality Audio-Performance Digital Add-On Processor For Digital Sound Systems.(應用在數(shù)字聲音系統(tǒng)的高品質(zhì)音頻性能數(shù)字附加處理器) PDF資料下載
參數(shù)資料
| 型號： | SAA7710T |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | High Quality Audio-Performance Digital Add-On Processor For Digital Sound Systems.(應用在數(shù)字聲音系統(tǒng)的高品質(zhì)音頻性能數(shù)字附加處理器) |
| 中文描述： | 高品質(zhì)音頻高性能數(shù)字加到了數(shù)字音響系統(tǒng)。（應用在數(shù)字聲音系統(tǒng)的高品質(zhì)音頻性能數(shù)字附加處理器處理器） |
| 文件頁數(shù)： | 8/28頁 |
| 文件大小： | 187K |
| 代理商： | SAA7710T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
1998 Mar 13
8
Philips Semiconductors
Product specification
Dolby* Pro Logic Surround;
Incredible Sound
SAA7710T
I
2
S-bus Interfaces and system clock
I
2
S-
BUS BASICS
Fig.5 I
2
S-bus timing and format.
handbook, full pagewidth
Tcy
tLC
≥
0.35 T
tsr
≥
0.2 T
thr
≥
0
tHC
≥
0.35 T
VIH (70%)
VIL (20%)
VIH (70%)
VIL (20%)
SCK
MBH173
SD
SCK
WS
SD
WS
MSB
RIGHT
MSB
LEFT
For communication with external digital sources and or
additional external processors the I
2
S-bus digital interface
bus is used. It is a serial 3-line bus, with one line for data,
one line for clock and one line for the word select.
Figure 5 shows an excerpt of the Philips I
2
S-bus
specification interface report regarding the general timing
and format of I
2
S-bus. Word Select (WS) logic 0 means left
channel word, logic 1 means right channel word.
The serial data is transmitted in two’s complement with the
MSB first. One clock period after the negative edge of the
word select line the MSB of the left channel is transmitted.
Data is synchronised with the negative edge of the clock
and latched at the positive edge.
I
2
S-
BUS INPUT CIRCUIT
The I
2
S-bus input circuits can be configured in the
following way using the SEL-IN1/IN2 bit (see Table 4):
1.
I
2
S input 1 is master
(SEL-IN1/IN2 bit = logic 0(default))
2.
I
2
S input 2 is master (SEL-IN1/IN2 bit = logic 1).
The incoming bit-clock frequency defines the accuracy in
terms of number of bits of the incoming data samples.
The input circuit is designed to accept any number of bits
per channel up to a maximum of 18 bits. The accepted
data format is MSB-first.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7715AH | Digital Signal Processor |
| SAA7715 | Digital Signal Processor |
| SAA7715H | Digital Signal Processor |
| SAA7740 | Digital Audio Processing IC DAPIC |
| SAA7740H | Digital Audio Processing IC DAPIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7710T/N104 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dolby* Pro Logic Surround; Incredible Sound |
| SAA7712 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Sound effects DSP |
| SAA7712H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Sound effects DSP |
| SAA7715 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Signal Processor |
| SAA7715H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Signal Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復。